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Abstract
The work presented in this thesis concerns the development of two different semicon-
ductor heterostructure technologies.
Part I describes research in the CeO2/silicon heterostructure system. Details are
presented concerning the growth of CeO2 on silicon and the reactions that take place
at the CeO2/silicon interface. The evolution of this interface as a function of annealing
temperature and annealing ambient are studied via in situ x-ray photoelectron spec-
troscopy (XPS). Studies of metal-CeO2-silicon capacitors are also presented which
help to determine the usefulness of this oxide as an alternative gate dielectric for
silicon-based device applications.
Part II involves research into the fabrication of avalanche photodiodes (APD’s)
utilizing the 6.1 A˚ semiconductor system. Certain alloys of AlxGa1−xSb are shown to
greatly favor hole multiplication which is beneficial for both noise characteristics and
gain-bandwidth product. Further, details are presented on the current investigation
into using 6.1 A˚ superlattices to acheive even more desirable detector performance.
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1Chapter 1 Introduction
1.1 Thesis Overview
This thesis is a report on two different semiconductor heterostructure systems. Part I
is a general study of aspects of the cerium oxide/silicon heterostructure system.
Cerium oxide has become the subject of considerable attention in the field of silicon
electronics because of its excellent lattice match with silicon, its insulating properties
and its chemical stability. However, certain aspects of this materials system are as of
yet poorly understood and need extensive further examination to bring the system
to the level of maturity needed for commercial devices.
In particular, the following areas are of critical importance. First, the behav-
ior of the semiconductor-insulator interface formed between silicon and cerium oxide
needs to be quantified. Among the most important pieces of information are a precise
knowledge of the species formed at the interface, the interface trap state density and
the conduction band offset with silicon. These are all critical parameters in deter-
mining cerium oxide’s usefulness for metal-oxide-semiconductor (MOS) applications.
Second, more exact knowledge of the nature of cerium oxide in thin film form will
need to be ascertained in order to predict its applicability as a tunnel barrier in a
silicon-based resonant tunneling device.
In order to clarify the issues addressed above, the work presented in Part I details
a host of different types of analysis. These include, but are not limited to, x-ray
photoelectron spectroscopy (XPS) to determine interface properties and the nature
of chemical bonding in the oxide thin films, and capacitance and conductance profiling
of MOS capacitor devices to examine the electrical behavior of films.
In the end, it is the aim of this project to expand the level of understanding of
the cerium oxide/silicon heterojunction system from its current state of perhaps only
scientific interest to the point where it is known whether or not it has the properties
2necessary to be used in practical devices. Along the way it becomes clear that much
about the nature of oxide thin films and semiconductor-insulator junctions in general
is exemplified by this system.
Part II concerns research on the 6.1 A˚ family of semiconductors. The three semi-
conductors, InAs, AlSb and GaSb, known as the 6.1 A˚ family because they share
roughly that lattice constant, are gaining importance in the fields of optoelectronics
and high speed electronic devices. They have bandgaps that span from the visible
to the near infrared and exhibit type I, type II-staggered and type II-broken gap
band offsets with respect to one another. These properties, combined with the abil-
ity to grow all three materials epitaxially on one another, enable the creation of an
incredibly rich and diverse range of superlattices that can extend the usefulness of
the system.
The work presented in Part II is a study of the application of this system to a
specific kind of optoelectronic device known as an avalanche photodiode (APD). The
work concerns adapting an alloy of AlxGa1−xSb for use as a multiplication region in
an APD as well as progress towards the use of various 6.1 A˚ superlattices in APD’s.
Aspects of growth, materials characterization, device fabrication and finally device
characterization are discussed.
The purpose of this project is to advance the technology of 6.1 A˚ APD’s to the
point where they have properties that are comparable or superior to competitive
infrared APD material systems such as HgxCd1−xTe and InxGa1−xAs.
1.2 Motivation
1.2.1 CeO2/Silicon Heterostructures
The Future of Silicon Electronics
As semiconductor devices continue to scale down in size and up in speed, several fun-
damental physical limits begin to loom. For metal-oxide-silicon field effect transistor
(MOSFET) technology, for instance, these limits include the minimum gate oxide
3thickness that can still prevent gate leakage and the maximum saturation velocity
of carriers in silicon that ultimately determines the operation frequency. Although
alternative semiconductors provide some answers (such as III-V’s for high speed de-
vices) for a path to circumvent these problems, there also may be some ways to
extend the life of silicon itself. Two such paths are indicated below: alternative gate
dielectrics and silicon-based heterostructures, both of which can be facilitated by the
introduction of cerium oxide materials into traditional silicon-based electronic device
structures.
Alternative Gate Dielectrics
The ability to “scale” down the size of MOSFET’s while maintaining roughly the
same electrical behavior is the reason that microprocessor technology has been able
to increase in speed and exponentially increase in device density over time (Moore’s
law).
The basic MOSFET scaling argument is as follows (see, for instance, reference [1]).
The main parameter that shrinks with each successive generation of transistor is the
gate width. Smaller gate widths allow more transistors to be packed into a smaller
area and reduce the transit times for carriers going from source to drain. However,
in order to keep the transistor normally off, as is required for complementary MOS
(CMOS) logic, the semiconductor region under the gate cannot be fully depleted at
zero bias. This leads to the need for higher doping in the gate region so that the
source and drain depletion widths will not extend to the point where they meet each
other (punch-through). The higher doping requirement in turn leads to higher charge
density at the semiconductor-insulator interface. Thus, in order to invert the channel
and thus turn on the device, a higher gate voltage will be necessary. Finally, in order
to keep the same threshold voltages to turn on the device, a higher gate capacitance
is needed. A higher gate capacitance also improves the subthreshold voltage current
swing and the on-state drive current. Traditionally the gate capacitance is increased
by simply thinning the gate oxide.
Theoretically the gate capacitance diverges as the oxide thickness goes to zero but
4of course in reality, other effects take over as the thickness approaches the “quantum”
limit (roughly the de Broglie wavelength of an electron). Most importantly quantum
tunneling from the gate electrode to the semiconductor becomes significant, especially
under an applied bias. This translates to a “leakage” current which consumes excess
power and reduces transistor gain and noise margins. Also, the uniformity of devices
across a large wafer becomes more and more sensitive to fluctuations in the actual
oxide thickness. For instance, for a 20A˚ thick gate oxide, a deviation of even one
atomic layer of silicon atoms (about 2A˚) would create a 10% fluctuation in thickness
and hence about a 10% fluctuation in threshold voltage which would greatly affect
the consistency of device performance across the chip. In fact, Intel researchers came
to the conclusion that for their purposes the most pressing physical limit standing in
the way of future device scaling is the gate oxide thickness [2, 3].
Alternative gate dielectrics have been vigorously sought after as a way to avoid
the gate oxide thickness problem. That is, gate insulators made out of materials with
a higher dielectric constant than that of SiO2 can be made thicker while maintaining
the same device performance (same gate capacitance per unit area) in order to prevent
gate leakage.
There are several candidates for possible materials to replace SiO2. Buchanan [4]
gives an excellent overview of the use of silicon oxynitrides as gate dielectrics and re-
cently Yeo et al. [5] have successfully made silicon nitride MOS devices with promising
characteristics. However, it is not clear how much can be gained from using nitrided
oxides or pure silicon nitride because their bandgap and band offsets with silicon are
always going to be less than those of SiO2 without gaining much in dielectric constant
(κ=7.5 for Si3N4 as compared to κ=3.9 for SiO2). Also, while there is some knowledge
about the interface state density [6], little is known about how the stoichiometry of
silicon nitride and deposition conditions can affect the device.
Many other metal oxides have also been proposed. Most notable are zirconium
oxide [7] or yttria stabilized zirconium oxide (YSZ) [8], tantalum oxide [9], hafnium
oxide [10], and titanium oxide [11]. A comparison of the pertinent parameters for
gate dielectrics of these and various other dielectrics along with those of cerium oxide
5are shown in Table 1.1.
As one can see from the table, each dielectric has its own advantages and dis-
advantages. For instance, while SrTiO3 has a huge dielectric constant and relatively
good interface properties, it has almost no conduction band offset to silicon and grows
in a perovskite structure that can be very difficult to control. Or for the case of Si3N4,
while it has a large (2.4 eV) band offset to silicon, it has a relatively low dielectric
constant and poor interface qualities.
Comparatively little research has been done on the application of the cerium oxides
as gate dielectrics. The values for the bandgap and the interface state density vary
widely in the literature [20, 21, 22]. Also, even though Hubbard and Schlom have
calculated CeO2 to be thermodynamically unstable on silicon at 1000K [14], it has
been shown that it can be grown epitaxially on silicon anyway with no amorphous
SiO2−x layer at the interface through the use of pulsed laser deposition (PLD) at
very low temperatures [23]. Even if the CeO2 reacts with the silicon, it will reduce
to Ce2O3 (see chapter 3), which is thermodynamically stable on silicon even at high
temperatures and still acts as an insulator. In other words an ultrathin suboxide layer
between the semiconductor and the CeO2 will barely affect most device properties.
Another potentially critical advantage of CeO2 over some of the other materials
listed in Table 1.1 is the ability to grow CeO2 epitaxially on silicon. The mobility of
carriers in the channel of a MOSFET is almost exclusively governed by scattering at
the silicon-insulator interface either via coulomb interactions or interactions with a
mechanically rough interface. For a true epitaxially grown insulator, the carriers in
the channel would have mobilities much closer to their bulk values since there are no
dangling bonds or drastic breaks in symmetry at a heteroepitaxial interface. In this
case the channel would be a true two-dimensional electron or hole gas as is used for
the channel in a heterojunction field effect transistor (HFET).
All in all, the cerium oxides have properties that are comparable to all of the other
materials listed and yet have been studied far less than all the others in terms of their
use as a gate dielectric.
6Dielectric Band CB Offset Interface Trap Crystalline Thermo-
Material Constant Gap (eV) w.r.t State Density Growth dynamically
Si (eV) (cm
−2
eV
−1
) on Si? Stable on Si?
SiO2 3.9 9 3.5 ≤ 1×1010 No NA
Si3N4 7.5 5.3 [12] 2.4 [12] 5×1011 [6] No NA
SiOxNy 3.9-7.5 5.3-9 2.4-3.5 ? No NA
YSZ 25-29.7 [8] ∼5.8 ∼1.4 2×1011 [8] Yes Yes? [8]
ZrO2 20-25 [13] 5.8 [12] 1.4 [12] 3×1011 [13] No Yes [14]
HfO2 30 [10] 6 [12] 1.5 [12] 1×1011 [10] No Yes [14]
TiO2 40-86 [11] 3-3.5 [11] 1 [11] 1×1011 [15] No No [14]
Ta2O5 25 [9] 4.4 [12] 0.3 [12] (theory) 2×1011 [16] Yes No [14]
0.77 [17] (exp)
SrTiO3 150 [11] 3.3 [12] -0.1 [12] 6.4×1010 [18] Yes No [14]
CeO2 20-26 5.5 [19] ? 2×1011 (see note) Yes No [14]
Ce2O3 ? 3 [19] ? ? ? Yes [14]
Table 1.1: Comparison of the important properties of various candidates
for alternative gate dielectrics for silicon MOSFET’s. The interface trap
state density for CeO2 is taken from the data in Chapter 4. Since all of the
other numbers in this table were taken on Si (100) substrates, the number
has been divided by two to reflect that it is taken for growth on a (111)
substrate which has a higher dangling bond density than (100).
7Silicon-Based Heterostructures
Different device paradigms and changes in the traditional structure of silicon devices
have also been proposed as ways to further the development of silicon-based electron-
ics. Devices that use quantum confinement such as resonant tunneling diodes have
been suggested as a way to enable higher speeds and multi-state logic [24]. Stacking
of layers of nanoelectronics has also been proposed as a way to increase device density
for a given area of wafer. Finally, use of silicon-on-insulator (SOI) layers instead of
bulk silicon has been shown to improve both the speed and power consumption of
CMOS circuits [25]. To enable any of these techniques one must search for a material
that can be grown on silicon and then have single-crystal silicon grown back on it.
As of yet, nobody has created a true silicon heterostructure akin to those created in
III-V semiconductor systems. While SiGe alloys provide somewhat of a solution, the
maximum conduction band offset achievable is very low (∼0.1eV [26]) which makes
using this heterojunction for quantum confinement almost impossible at room tem-
perature. An epitaxial insulator with a wide bandgap would effectively enable this
technology as well as provide a true insulating substrate for growing single-crystal
silicon for SOI. Table 1.2 gives a summary of some potential silicon heteromaterials
and their properties.
Again it is clear that CeO2 has properties that are comparable to those of the
other materials in the table in terms of qualities for forming a silicon heterostructure.
Ce2O3 is also shown to emphasize that it too can be made to be commensurate with
the silicon lattice because of its convenient match to the hexagonal symmetry (111)
face of Si. The experiments carried out by Kirk et al. on ZnS [33] and BeSexTe1−x [34]
have shown that fairly good epitaxial silicon can be grown on these materials. They
also have shown the BeSexTe1−x system to have reasonable band offsets and electrical
qualities. The example of Pr2O3 is shown above as an example of a materials system
very similar to that of the cerium oxides, in which relatively precise interfaces have
been created and silicon overgrowth achieved [30]. However, Pr2O3 has a hexagonal
crystal structure and thus only can be grown epitaxially on Si (111). (LaxY1−x)2O3
8Crystal Lattice Constant Bandgap Conduction
Material Structure in A˚ in eV Band
(mismatch to Si) Offset (eV)
Silicon Diamond 5.43 (0) 1.12 NA
SixGey Diamond 5.43-5.65 (0-4%) 0.66-1.12 0-0.1 [26]
ZnS Zinc Blende 5.42 (0.2%) 3.7 1.7 on (111) [27]
1.0 on (100) [28]
BeSexTe1−x Zinc Blende 5.63-5.15 (0-5.2%) 2.7-4.5 1.3 [29]
Pr2O3 Hexagonal [30] (0.5%) (111) only [30] 2.5-3.9 [31] 0.5-1.5 [31]
(LaxY1−x)2O3 Variable [32] (0-2.4%) [32] ? ?
CeO2 Fluorite 5.41(0.4%) 5.5 [19] ?
Ce2O3 Hexagonal a=3.89(1.2% on(111)) [19] 3 [19] ?
Table 1.2: Comparison of the important properties of various candidates
for silicon heterostructure materials.
9represents another oxide that has been used for successful regrowth of epitaxial silicon,
also on (111), but may potentially be grown on (100) in the future because it can be
made to form in a cubic crystal structure [32]. CeO2 always grows in the cubic CaF2
structure so it is theoretically possible to grow CeO2 on any face of silicon.
All of these materials show promise as silicon heterojunction materials and it
is probably only limited time and resources that have prevented these technologies
from maturing further. The excellent lattice match and commensurate cubic crystal
structure of CeO2 make it an excellent candidate for a silicon heterostructure material.
Combined with its favorable properties as an alternative gate dielectric, it is clear that
there should be significant experimental effort put forth in determining the usefulness
of applying CeO2 to silicon-based electronics.
1.2.2 6.1 A˚ Avalanche Photodiodes
Overview of the 6.1 A˚ Semiconductor Materials
Over the last two decades or so, compound semiconductors such as GaAs have been
studied nearly as much as silicon. However, the application of compound semicon-
ductor devices lags far behind the now omnipresent silicon-based device industry.
There are several reasons for this, most notably the failure to create a viable III-V
MOS device. However, in the field of optoelectronics, which can loosely be defined as
electronics applied to the creation of or detection of light, compound semiconductors
dominate. This can be attributed mostly to two factors. Firstly, many compound
semiconductors (most notably GaAs) have direct bandgaps that allow light to be
emitted or absorbed efficiently. Secondly, the ability to “engineer” the bandgap of
materials by creating alloys and heterostructures makes compound semiconductors
far more flexible than silicon.
In Part II of this thesis, a relatively new compound semiconductor system is
examined for its suitability in creating optoelectronic devices.
The three semiconductors InAs, AlSb and GaSb are known as the 6.1 A˚ family
because they share roughly that lattice constant. They already have been successfully
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employed in making infrared light detectors [35] and infrared lasers [36]. Although
not discussed any further herein, they also have been applied to high-speed electronic
devices [37, 38].
All three materials grow in the Zinc Blende crystal structure and the excellent
lattice match between the three materials allows all three to be grown epitaxially on
one another, as can many mixed III or mixed V alloys [39]. Their bandgaps span
the range from the near infrared to the visible and between the three of them, they
exhibit type I, type II-staggered gap and type II-broken gap band offsets [40] (see
Fig. 1.1). InAs and GaSb are direct gap materials while AlSb is indirect.
Superlattices can be grown that take advantage of these properties and move the
useful optical spectrum of the system out into the mid infrared [35]. In fact, because
of the type II-broken gap band offset between InAs and GaSb, there is no theoretical
lower limit to the effective bandgap that can be engineered within this system.
Even for use in optoelectronic devices, the electronic properties of the system will
be important in creating practical devices. Table 1.3 shows the mobilities for these
materials as compared to GaAs. InAs has an extremely high electron mobility and
GaSb has a higher hole mobility than most of the other III-V’s. Also, n-type InAs
forms a negative Schottky barrier with most metals so ohmic contacts easily can be
made to any n-type 6.1 A˚ material.
Uses of the Infrared Spectrum
The information contained in the infrared light spectrum is useful in several practical
applications. One example is thermal imaging where one seeks to identify an object
by detecting its blackbody radiation against a background of different temperature.
Figure 1.2 (a) illustrates the fact that objects that are at practical temperatures on
Earth emit most strongly in the mid to far infrared (greater than about 5µm). A
second example is active imaging such as 3-D LIDAR where a reflected laser beam is
used for detecting objects and determining their distance from the detector analogous
to RADAR. In these applications it would be advantageous to have a high power laser
that is still “eye-safe.” Figure 1.2 (b) shows the maximum permissible energy dose
11
0.56eV 0.11 eV
        InAs   AlSb      GaSb
0.345 eV
1.62 eV
(2.3 dir) 0.72 eV
Figure 1.1: Band alignments for the 6.1 A˚ semiconductor system.
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Material Electron Mobility Hole Mobility
(cm2V−1s−1)
GaAs 9200 400
InAs 33000 450
GaSb 3759 680
AlSb 200 400
Table 1.3: Mobilities of 6.1 A˚ semiconductors compared with GaAs. Data
taken from reference [41]
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(according to OSHA) absorbed by the human eye for lasers of various wavelengths.
One can see that far more energy is permitted as the wavelength is increased, indicat-
ing that the infrared spectrum is most suitable for this application. A third example
is fiber optic communications. Figure 1.2 (c) shows the well-established minimum at
about 1.5 µm in the attenuation spectrum of a silica optical fiber. Detectors that op-
erate at this wavelength are needed to process information that has been sent along
the fiber. Finally, night vision is a field that benefits greatly from the use of the
infrared spectrum. Table 1.4 summarizes the sources of light available for imaging
at night. The bands are atmospheric transmission bands centered at the wavelength
indicated in the table. On a night where moonlight is weak, the only light available
comes from stars or the night airglow which originates from optical transitions of
molecules in the atmosphere. One can see from the table that the strongest signal of
these remaining light sources comes from the night airglow in the near infrared.
As mentioned above, the 6.1 A˚ semiconductors are poised to be of great benefit
for infrared detection because of the ability to create materials with almost arbitrarily
small bandgaps, and hence extremely long wavelength detection capabilities.
Application of 6.1 A˚ Materials to Infrared Avalanche Photodiodes
It is clear that for all of the applications of infrared light detection discussed above, de-
sirable detector qualities will include sensitivity and high-speed performance. Avalanche
photodiodes (APD’s) can provide a substantial advantage with respect to both the
signal-to-noise and gain-bandwidth product metrics of traditional semiconductor pho-
todetectors [43]. While silicon APD’s have excellent properties and are readily avail-
able commercially, they are limited in their detection wavelength by the bandgap of
about 1.1 eV (about 1100 nm). Once again, the 6.1 A˚ materials can be made to ab-
sorb much further into the infrared than any of the other traditional semiconductor
systems perhaps with the exception of HgxCd1−xTe.
In most semiconductor photodetectors light is converted into an electrical signal
by the absorption of photons with energies greater than the bandgap of the semi-
conductor material, leading to the creation of electron-hole pairs. The signal then
14
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Band Wavelength Moon Stars Night AirGlow
µm photons cm−2 s−1
1 0.58 5.83×1011 1.21×109 4.2×107
2 1 1.83×1011 1.24×108
3 1.24 2.09×1011 1.15×108
4 1.59 1.99×1011 8.67×107 4.5×1010
5 2.1 1.37×1011 6.02×107 2.2×1010
Table 1.4: Sources of light for night vision. Data taken from reference [42].
The data is listed in bands since these wavelengths represent minima in
the absorption spectrum of our atmosphere.
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is measured by converting these newly created carriers into a current. This is done
by using an electric field to accelerate the carriers and thus create a current. This
electric field either can be applied externally or can be intrinsic to the device as in
a p-n junction or Schottky barrier photodiode. In an ideal case, each photon creates
one electron-hole pair and each electron and hole are collected at one terminal of the
device or the other and measured as a current. Of course, in reality, this is never the
case. Many photons are absorbed by other processes and many carriers are created by
processes other than direct bandgap absorption. Thus detection of a small number of
photons becomes difficult because of both a finite quantum efficiency (not all photons
are converted to electron hole pairs) and a noise floor (some of the current comes
from carriers not created by the light).
All photocurrent devices such as the ones discussed above must subsequently pass
their signal into a transimpedance amplifier to convert the current signal to a voltage
for measurement. At its most basic, a transimpedance amplifier is simply a resistor.
The action of current passing through a resistor leads to both shot noise and thermal
noise. So while the signal is being amplified by an amount proportional to the value
of the resistor, noise is being added to the signal such that there is only an advantage
in signal to noise ratio for a finite range of amplification.
It is this added noise coming from the subsequent amplification stage that avalanche
photodiodes (APD’s) seek to obviate. In an APD, there is already an intrinsic gain
mechanism built into the photodetector itself, reducing or even eliminating the need
for subsequent amplification. Basically, an APD is a photodiode that absorbs light by
creating electron-hole pairs in the same way as the conventional detectors discussed
above, but then the carriers enter a gain medium. In this gain medium the number
of carriers is multiplied by creating several more electron-hole pairs for each initial
carrier. Then the photocurrent that one would measure is the true photocurrent as in
a conventional photodetector times this multiplication factor. This is the solid-state
analog to a photomultiplier tube.
The intrinsic gain mechanism in APD’s comes from the process of impact ioniza-
tion where a carrier in an electric field in a semiconductor achieves sufficient energy
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to excite or “ionize” a valence electron into the conduction band. This electric field
usually is created by applying a large reverse bias to a p-n junction so that a large
field exists in the depletion region. The result of the impact ionization event is two
newly created carriers (the excited electron and the hole it left behind in the valence
band) plus the initiating carrier, be it a hole or an electron. If this impact ionization
event takes place in a region with high enough electric field, the three final carriers
in turn can be accelerated and initiate new impact ionization events. Thus after two
levels of events, there can be as many as nine carriers directly attributable to the one
initial carrier. In certain situations this process can continue indefinitely, reaching a
state known as “avalanche breakdown,” hence the name of the device. When a device
is operated in this regime, it is known as a Geiger-mode device. In carefully controlled
situations, devices operated in this mode can detect single photons [44, 45, 46]. More
typically, however, devices are operated in a regime where the gain is on the order of
10 to 1000.
However, this added gain does not come without a cost. In order for the APD
structure to be advantageous compared to conventional photodetectors, certain cri-
teria must be met by both the materials system and the device design. To illustrate
this point, the signal-to-noise ratio of an APD will be examined. The mean squared
signal current for a modulated input signal in an APD is given by,
< I20 >=
1
2
u
qηλP0M
hc
~2
, (1.1)
where P0 is the power of the optical signal, η is the quantum efficiency, λ is the
wavelength of the optical signal and M is the multiplication of the APD. There are
two noise sources in the APD and readout circuit: the shot noise coming from all the
various currents in the circuit and the thermal noise from all the resistances in the
circuit. Thus the mean squared noise current is given by
< I2noise >= 2qFM
2B [I0 + Ib + Id] + 4kTB/Req, (1.2)
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where I0 is the signal current, Ib is the photoelectric current from background light
sources that are not part of the signal, Id is the dark current, Req is the parallel sum
of all the resistances in the circuit and F is called the excess noise factor which is
an artifact of the avalanche multiplication process and will be discussed in detail in
Chapter 6. Dividing Equation 1.1 by 1.2 gives the mean squared signal to noise ratio.
An often cited figure of merit is the noise equivalent power (NEP) defined as the
minimum signal power required to give a signal to noise ratio of one. Setting the
signal to noise ratio equal to one and solving for P0 gives
NEP =
2hcBF
λη

1 +
>:
1 +
Id + Ib +
2kT
qM2Req
qBF 2

 . (1.3)
Figure 1.3(a) shows a plot of Equation 1.3 for various values of dark current. It is clear
that it is vital to reduce the dark current (current not derived from photogenerated
carriers) to improve the noise behavior of APD’s.
The excess noise factor is an artifact of the avalanche multiplication process that
does not exist in conventional photodetectors. Hence, it must be minimized in order
to reap the benefits of the multiplication. As will be shown in Chapter 6, the excess
noise factor is a function of multiplication with the worst-case scenario being F=M.
It has been shown that APD’s made from materials exhibiting a strong preference
for impact ionization of one carrier type over the other (e.g., electrons over holes)
have the lowest values of the excess noise factor and the highest gain-bandwidth
product [47, 48] (this is discussed in much greater detail in Chapter 6). Figure 1.3
(b) shows the NEP for an APD with 100nA of dark current and varying values of “k,”
which is defined as the ratio of the hole impact ionization coefficient to the electron
impact ionization coefficient. It is clear that the value of k also has a profound effect
on the noise characteristics.
Gallium rich alloys of AlxGa1−xSb have been shown to greatly favor hole ionization
over electron ionization because of a resonance in the energy spacings of the bandgap,
Eg and the split-off band energy, ∆so as demonstrated by Hildebrand et al. [49, 50]
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Figure 1.3: Noise equivalent power at a bandwidth of 1 GHz for an APD
with different dark currents and different values of k=β/α, where β is the
hole impact ionization coefficient and α is the electron impact ionization
coefficient. Figure (a) shows the NEP as a function of multiplication for
an APD with various dark currents and k=1. Figure (b) shows the NEP
as a function of multiplication for an APD with 100nA of dark current and
various values of k. The dashed line is the NEP for a photodiode with no
gain. The dotted line represents the noise floor of the external interaction
circuit (last term in Equation 1.2).
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Thus there may be significant advantages in employing the 6.1 A˚ system to make
APD’s, not just in detection wavelength but in the actual performance of the devices
as well.
Further, the ability to grow heterostructures of almost arbitrary bandgap and
band offset discussed above leads to the possibility of many more improvements in
APD design [51]. These improvements include the use of separate absorption and
multiplication regions so that one layer of material can be designed so as to have op-
timum impact ionization characteristics while another layer can be tailored to absorb
light of a precise wavelength. Also, by engineering the band offsets between absorp-
tion and multiplication regions, one can select either electrons or holes to carry the
majority of the signal, enhancing device performance (see Chapter 6).
1.3 Summary of Results
1.3.1 CeO2/Silicon Heterostructures
In Part I, the nature of thin films of CeO2 on silicon is studied. First, the growth
of CeO2 on silicon is examined. It is found that single-crystal layers of CeO2 can be
deposited by electron beam evaporation, but only at elevated temperatures which has
repercussions as discussed in the next paragraph. It is found that single-crystal layers
of cerium oxide can be grown by pulsed laser ablation at much lower temperatures
but require a significant additional background oxygen supply. These layers have
extremely poor surface topology due to formation of particulates during the laser
ablation process. The topology can be improved drastically by choosing a lower laser
wavelength for growth, but only with a sacrifice in the crystal quality.
Next, the reactions that take place at the CeO2/silicon interface are studied by
XPS. It is shown that the interface is extremely reactive at elevated temperatures and
that it may be difficult or even impossible to bring a stoichiometric layer of CeO2 in
contact with a silicon surface. It is found that when annealed in vacuum, the CeO2
is reduced to Ce2O3 at the expense of a growing layer of SiO2−x between the cerium
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oxide and the silicon. It is found that when annealed in an oxygen-rich ambient, the
CeO2 remains stoichiometric but a thick layer of SiO2 forms between the cerium oxide
and the silicon.
In the next section, electrical characterization of metal-CeO2-silicon capacitors
is performed. The capacitance-voltage (C-V) characteristics elucidate the dielectric
constant, trapped charge in the CeO2 layer, and the interface trap state density at the
CeO2/silicon interface. Further, the effect of various annealing procedures on these
parameters is discussed. It is shown that the effective dielectric constant of single-
crystalline layers of stoichiometric CeO2 is on the order of 10 but changes significantly
with annealing. There is excessive trapped charge, but annealing seems to eliminate
some of it including charges that lead to hysteresis in the C-V curves. The interface
trap state density of the as-grown layers is on the order of 2×1012 cm−2eV−1 but can
be reduced as low as 4×1011 cm−2eV−1 by annealing in hydrogen.
1.3.2 6.1 A˚ Avalanche Photodiodes
In Part II, the results of an investigation of avalanche photodiodes made from 6.1 A˚
semiconductor materials are discussed. P-i-n avalanche photodiodes using Al0.05Ga0.95Sb
as the intrinsic multiplication layer have been fabricated. Several unique techniques
are used in order to create diodes with good electrical and photoresponse behavior.
It is found that the treatment of the surfaces of mesa diodes is extremely important
for obtaining good reverse bias leakage current behavior. It is also found that coun-
terdoping of the intrinsic layers in p-i-n diodes is highly effective in enhancing both
the electrical characteristics and the quality of the photoresponse of the diodes.
It is observed that these devices do indeed show a preference for hole multiplication
as predicted. The ratio of the impact ionization coefficients, k=β/α is measured to be
about five at high electric fields and much higher as the field is reduced. Avalanche
gains of as high as 300 are achieved for devices operating at -20 volts at 150K. All
of this data shows great promise for use of this material as a multiplication layer for
infrared APD’s.
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Progress also has been made towards fabricating superlattice APD’s with 6.1 A˚
materials. Devices have been fabricated using a superlattice designed specifically for
enhanced hole impact ionization. However, it is found that the leakage current of
these devices in unacceptably high. Thus the design of new device structures which
should show much better leakage properties is discussed. These new structures not
only should reduce the leakage current but also actively select the carrier type to be
multiplied in the gain region, improving both noise and bandwidth characteristics.
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Chapter 2 CeO2 Growth
2.1 Overview
In this chapter, aspects of the epitaxial growth of CeO2 on silicon are discussed.
First, a brief comparison of the various growth techniques that have been shown to
be successful in producing single-crystal layers of CeO2 on silicon is given. Then a
summary of the attempts to grow high quality CeO2 layers in our research group is
presented. Finally, an assessment of the optimum procedures for growing high-quality,
defect-free thin films of CeO2 on silicon with the best possible interface characteristics
is given.
2.2 Background of CeO2 Growth on Silicon
The original motivation for growing CeO2 on silicon was to integrate the growth of
high temperature superconducting materials with silicon. In particular, YBa2Cu3O7−x
is well lattice-matched to CeO2. Most of the early work was focused in this direction.
It was shown that high-quality, insulating CeO2 could be grown on Si (111) wafers [1].
Since then, most of the work has focused on improving the quality of this growth.
Considerable strides have been made in this area including room temperature growth
of CeO2 on Si (111) [2] and growth on Si (100) substrates [3].
Some of the methods most commonly used for deposition of CeO2 on silicon include
e-beam evaporation [1], pulsed laser deposition (PLD) [4], sputtering [5] and dual
ion beam deposition [6]. In the case of both e-beam deposition and sputtering, high
substrate temperatures during growth or high temperature post-growth annealing are
necessary in order to create highly crystalline layers on silicon. In the case of PLD,
however, it has been shown that single-crystalline material can be grown even as cold
as room temperature [2]. The role of temperature on the nature of the CeO2/silicon
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interface is discussed in great detail in Chapter 3. It is shown that a low-temperature
growth method is preferred.
While growth of CeO2 is theoretically possible on any silicon surface, it has been
found that there are issues that complicate growth on all but the (111) surface. It
has been shown that it is the oxygen atoms in CeO2 interacting with dangling bonds
on silicon atoms that tend to dictate the growth direction [7]. It turns out that even
though CeO2 forms a cubic crystal structure as does silicon, single-crystal growth
is only intrinsically possible on (111) substrates because of this effect. On (001)
substrates, two different orientations of {110} CeO2 are energetically equivalent and
favorable to any {001} orientation. Thus considerably more effort is required to grow
single-crystal CeO2 on Si (001) substrates. Nevertheless, Nagata et al. [3] showed
that it is possible to achieve single-crystalline growth of CeO2 on Si (001) substrates
miscut slightly towards (110). However, the rest of the discussion in this chapter is
focused on growth on Si (111).
2.3 Silicon Preparation
All of the growths used for this section of the thesis were done on 3” Si (111) wafers
with various types of doping. The wafers first were degreased in acetone, isopropyl
alcohol, and deionized water. The wafers then were etched with buffered oxide etchant
(NH4F2 and HF in water) until the surface was completely hydrophobic, indicating
that the native oxide was removed. This process left the surface hydrogen terminated
after which the wafers were introduced quickly into vacuum to prevent reoxidation of
the surface.
In order to create a repeatable starting surface for CeO2 growth, a thin buffer layer
of epitaxial silicon was grown. This was accomplished by first heating the substrates
to 800◦C in vacuum to desorb the hydrogen and residual oxygen contamination. Then
silicon from an e-beam evaporation source was slowly deposited on the wafer until
a strong (7×7) reconstruction could be observed by reflection high-energy electron
diffraction (RHEED). The temperature then was lowered to about 600◦C while the
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rate of silicon deposition was slowly increased. A total of between 100A˚ and 500A˚ was
grown and always resulted in a strong (7×7) surface reconstruction that was stable
down to room temperature. This process created a very reproducible starting surface
for CeO2 growth.
2.4 E-Beam Deposition
The existing silicon molecular beam epitaxy (MBE) machine in our laboratory con-
tains dual e-beam sources so very little effort was required to modify the chamber
for CeO2 deposition. By evaporating cerium oxide from a CeO2 target and bleeding
in molecular oxygen through a variable fine-leak valve, stoichiometric thin films of
polycrystalline CeO2 (as determined by in situ RHEED) routinely could be grown
on Si (111) substrates. However, temperatures in excess of 700◦C were required to
obtain single-crystal films. At these elevated temperatures the growth morphology
was extremely poor and relatively thick layers of both SiO2−x and CeOx were formed
between the silicon and the crystalline CeO2 as shown in Fig. 2.1. It is clear from
these images that under the growth conditions in our system, device-quality single-
crystalline CeO2 thin films could not be grown on silicon via e-beam evaporation.
Nevertheless, the lower temperature polycrystalline growths were useful for examin-
ing interface reactions (see Chapter 3).
2.5 Pulsed Laser Deposition
The failure to grow consistent high quality crystalline CeO2 thin films via e-beam
MBE led to an investigation of pulsed laser deposition of CeO2. Figure 2.2 shows a
schematic of the setup for using PLD to grow CeO2 on silicon.
Pulsed laser deposition works by impinging high-intensity laser light on a material
held in vacuum, which causes the material to ablate off and then redeposit elsewhere
in the vacuum chamber. There are several mechanisms that cause the ablation which
are outlined in great detail by Chrisey and Hubler [8]. The main advantage of PLD
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Figure 2.1: Transmission Electron Microscopy (TEM) images of CeO2 grown
on silicon via e-beam deposition. The detailed sections show the various
layers at the interface including what appear to be voids.
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over traditional thermal evaporation is the high energy of the expelled particles.
Thermally evaporated particles will have energies only on the order of kBT, or a few
tenths of an eV, whereas laser ablated species can have energies as high as 100 eV [9],
partially due to the interaction of the laser with the plume. For our purposes, the
advantage of this extra energy is that the substrate will not need to be heated as
much to obtain the amount of surface diffusion necessary for high quality epitaxial
growth. Another advantage of PLD is that the growth can proceed just as easily in
any ambient, so the introduction of molecular or atomic oxygen will not hamper the
growth process. Almost all other ultra-high vacuum (UHV) deposition techniques
involve filaments which easily can be damaged by operating in an excess of oxygen.
In the first experiments, the second harmonic of a Nd:YAG laser (532 nm light)
was used to ablate cerium oxide from a stoichiometric CeO2 target. As can be seen
in Fig. 2.3 (a), this produced a streaky RHEED pattern when ablated onto Si (111).
The spacing of the lines was commensurate with the spacing of the underlying silicon
lines and the pattern repeated itself every 60 degrees of substrate rotation as required
for the 6-fold symmetry of a {111} plane. Figure 2.3(c) shows a transmission elec-
tron microscopy (TEM) image of a CeO2/silicon interface grown as described without
any extra oxygen. Comparison with Fig. 2.1 shows that this technique is a consider-
able improvement over e-beam MBE as far as the formation of interfacial layers are
concerned. However, by examining in situ x-ray photoelectron spectroscopy (XPS)
spectra of the films ablated in vacuum (see Fig. 2.4) it was discovered that the lay-
ers were underoxidized, almost to the point where they were closer to Ce2O3 than
CeO2. While Ce2O3 has hexagonal symmetry instead of cubic like CeO2 and silicon,
a rough lattice match between Ce2O3 and silicon can be found on the hexagonal sym-
metry Si (111) face with about a 1% mismatch. There is also evidence that CeO2
will remain in its cubic state even when a significant amount of oxygen vacancies are
created [10]. Either of these scenarios would explain the fact that single-crystalline
growth is possible for underoxidized cerium oxide species on silicon.
By bleeding in oxygen through a variable leak valve, the oxidation state easily
could be brought back to that of CeO2. Figure 2.4 shows that full CeO2 stoichiometry
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Figure 2.2: Schematic of the setup used for PLD growth of CeO2 on silicon.
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Figure 2.3: Figure (a) shows the RHEED pattern of PLD-grown CeO2 on
silicon grown in vacuum. The pattern repeats itself every 60 degrees of
substrate rotation indicative of 6-fold symmetry. Figure (b) shows the
RHEED pattern of PLD-grown CeO2 on silicon grown in 5×10−6 torr of
O2. The lines are much broader indicating that some charging is occuring
and the lines do not change with substrate rotation. Figure (c) shows a
TEM image of a thin film grown by PLD in vacuum.
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was achieved by bleeding in 5×10−6 torr of O2 at a growth temperature of 450◦C. The
amount of oxygen required to achieve the full (IV) oxidation state changed somewhat
with growth temperature.
Despite the fact that the oxidation state easily could be controlled, introducing
O2 changed the crystallinity of the growths. Instead of the streaky RHEED pattern
shown in Fig. 2.3 (a), the pattern in Fig. 2.3 (b) was observed. This pattern did not
change with substrate rotation indicating columnar growth where crystallites are all
oriented along the [111] direction but oriented randomly in the plane of the substrate.
This is actually to be expected in the case where the silicon surface sees oxygen before
any cerium arrives. Yoshimoto et al. [7] observed the same result and explained it by
the fact that an oxygen-saturated surface will preferentially attract the cerium atoms
in CeO2 instead of the oxygen atoms as is the case for a clean silicon surface (see
Section 2.2). In CeO2, {111} planes have the highest density of cerium atoms per unit
area. Thus crystallites will tend to orient themselves along  111u axes perpendicular
to the substrate surface. However, since there is no preference for orientation in the
plane of the wafer after the surface has been oxidized, the crystallites will randomly
orient themselves in this direction. It seems that exposure of even a monolayer or
two of oxygen is enough to randomize the surface such that columnar growth is seen
instead of single-crystalline growth.
In order to eliminate the columnar growth, the method of Yoshimoto et al. [2]
was used whereby roughly 50A˚ of CeO2 was first deposited in vacuum followed by
bleeding in of O2. This two step process enabled thick, single-crystalline layers of
stoichiometric CeO2 to be grown. The drawback to this method is of course that
it is impossible to create ultra-thin layers of stoichiometric, single-crystalline CeO2.
Nevertheless, this growth technique proved ideal for creating the MOS structures
studied in Chapter 4.
To verify the crystallinity, x-ray diffraction was performed on a relatively thick
layer of CeO2 grown in this manner. A detailed θ/2θ scan of this sample is shown
in Fig. 2.5. Besides the silicon substrate (111) peak and its multiples, there were no
other peaks over the entire range of diffraction angles. This ensures that the film is
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Figure 2.4: Ce 3d XPS spectra of PLD-grown CeO2 grown under various
oxygen ambients. For a detailed interpretation of the spectra, refer to
Chapter 3. The sample grown in vacuum mostly shows characteristics of
the (III) oxidation state. The sample grown in 5×10−6 torr of O2 only shows
characteristics of the (IV) oxidation state. The sample grown in 1×10−6
torr of O2 is somewhere in between but closer to the (IV) oxidation state.
The samples shown here all were grown at 450◦C.
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preferentially oriented in the growth direction. This combined with the fact that the
RHEED repeated itself every 60 degrees of substrate rotation ensures that the film
is epitaxial, oriented with the substrate [111] direction and also oriented in the plane
of the wafer. The separation between the CeO2 peak and the silicon peak suggests
an out-of-plane lattice constant of 5.37 A˚ for the CeO2, meaning that the layer is
strained by 0.7% relative to its bulk value.
The morphology of PLD-grown materials is notoriously rough because of large
(0.1—5 µm) particulates that are formed during the ablation process and redeposit
onto the substrate [11]. Figure 2.6 (a) shows an atomic force microscopy (AFM)
image of a 700A˚ CeO2 layer grown by PLD. Kautek et al. [12] showed that the surface
morphology of PLD-deposited oxides could be dramatically improved by decreasing
the laser wavelength. This is probably due to a change in absorption depth of the laser
light in the target. A shorter absorption depth will tend to concentrate more energy
into a smaller volume at the surface of the target and thus reduce the probability of
large chunks of material being ejected. In the case of CeO2, several studies [13, 14, 15]
including our own spectroscopic ellipsometry data have shown that the absorption
coefficient begins to increase dramatically with decreasing wavelength right around
350 nm or so. Thus an attempt was made to perform PLD with the third Nd:YAG
harmonic (355 nm). Figure 2.6 (b) shows an AFM image of a CeO2 film grown at this
wavelength. There is a dramatic difference. All of the smaller particulates are gone
and there is a much lower density of the larger particulates. However, the drawback
of growing at this wavelength was that it required a much higher temperature to
overcome the columnar growth regime mentioned above. A temperature of 700◦C
was necessary for single-crystalline growth, making it hardly an improvement over
the e-beam grown material. An explanation for this difference is that, in our system,
there is about a factor of two difference in the power attainable between the two
wavelengths. The lack of power in the 355 nm pulses may create a situation where,
even with no background oxygen, the substrate surface sees much more oxygen before
the first monolayer of cerium is formed simply because it takes longer to grow a
monolayer. This would also explain the successes of other groups in depositing CeO2
38
13.5 14.0 14.5 15.0 15.5
Lo
g(
Int
en
sit
y)
(A
U)
θ (degrees)
Si (111)
CeO2 (111)
Figure 2.5: XRD scan of a stoichiometric 700A˚ thin film of single-crystalline
CeO2 on silicon (111).
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with very high power excimer lasers operating even deeper in the ultraviolet [2].
2.5.1 PLD Growth Rates
Another difficulty with PLD is the lack of any dependable in situ growth rate monitor.
The plume is so directional that a quartz crystal monitor would need to be extremely
close to get a dependable reading and none of the techniques discussed above produced
films smooth enough to make RHEED oscillations observable. However, if the growth
rate is calibrated by other means, it will be very consistent since the laser pulses are
very uniform in energy and shape over the course of hundreds of thousands of pulses.
Thus two ex situ techniques were used to calibrate the growth rates. First, Fig. 2.7
shows x-ray reflectivity data for two samples grown with the 355 nm laser. The
oscillations in the θ/2θ scan for θ close to zero are interference fringes generated by
the heterointerface and the sample surface. This method is very accurate because the
x-rays hardly are absorbed or refracted at all over the thickness of the film. Thus,
the thickness can be calculated from
t =
nλ
2(sin θ1 − sin θ2)
∼ nλ
2∆θ
. (2.1)
The data in Fig. 2.7 suggests a growth rate of 0.58A˚/s for growth with the 355
nm laser. A similar set of scans for samples grown with the 532 nm wavelength laser
yielded a growth rate of 0.77A˚/s. After these samples were measured via x-ray re-
flectivity, the known thickness value was used to help fit the data from spectroscopic
ellipsometry. By taking several samples of known thicknesses, one is able to construct
a spectrum of the optical constants for the CeO2 films. Figure 2.8 shows the resulting
data for PLD-grown CeO2 films. Note that the sharp rise in the imaginary part of the
refractive index is consistent with the theory proposed above for why PLD with 355
nm wavelength light produces much cleaner surfaces. This spectrum then could be
used to fit data from films of unknown thickness. This technique is actually comple-
mentary to the x-ray reflectivity technique because films of much larger thickness can
be analyzed with spectroscopic ellipsometry. Between the two, dependable thickness
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Figure 2.6: AFM images of CeO2 films grown by PLD at two different
laser wavelengths. Figure (a) shows a film of CeO2 grown with a laser
wavelength of 532 nm. There is a high density of particulates ranging from
tens of nanometers up to one micron. Figure (b) shows a film grown with
a laser wavelength of 355 nm. All the small particulates have disappeared
and the density of large particulates is much less.
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Figure 2.7: X-Ray reflectivity for two CeO2 samples of different thicknesses
grown by PLD with the 355 nm wavelength laser.
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values could be found for all of our CeO2 films.
2.6 Conclusion
To advance CeO2 to the point where it can be used as a true heterojunction material
for silicon systems, the issues discussed in this chapter will need to be addressed.
Obtaining a true single-crystal thin film of stoichiometric CeO2 on silicon proved to
be a considerable challenge. While the final solution for growing epitaxial films of
arbitrary thickness with good crystalline qualities and proper oxidation state never
was obtained, adequate solutions were found for producing films that could be of use
for various kinds of studies of the CeO2/silicon system. Two examples of such studies
are discussed in Chapters 3 and 4.
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Chapter 3 XPS Studies of the
CeO2/Silicon Interface
3.1 Overview
The cerium oxide/silicon interface is studied using x-ray photoelectron spectroscopy
(XPS). The oxidation and reduction of species at the interface are examined as a
function of annealing temperature both in vacuum and oxygen ambient, in order to
determine their relative stabilities. By depositing a very thin CeO2 film (∼30A˚),
the cerium and silicon core level peaks can be monitored simultaneously. The pres-
ence of characteristic chemical shifts of the Si 2p peak gives information about any
SiO2−x layer that may form at the interface. The oxidation state of the cerium can
be probed from three different areas of the spectrum. From this information we can
infer the oxidation state of both the silicon and the cerium.
3.2 Introduction
In all of the CeO2 applications discussed in Section 1.2.1, a critical issue is the nature
of the CeO2/silicon interface. It has been shown that an SiO2−x layer can form be-
tween the silicon and the CeO2, and further that the CeO2 sometimes can be reduced
to CeO2−x in the presence of silicon [1] (see Fig. 3.1). These effects are strongly
dependent on temperature, oxygen partial pressure, and other growth conditions.
The determination of the parameters governing the state of the layers in Fig. 3.1 are
essential to delineating the range of application of this oxide.
Thermodynamics provides some guidance to the kinds of reactions that might
take place. On the one hand, thermodynamics favors the formation of CeO2 over
the formation SiO2. The Gibbs free energy of formation of CeO2 from cerium metal
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and O2 gas is -21.08 eV/molecule (-2030 kJ/mol) at room temperature whereas for
SiO2 from silicon and O2 it is -17.77 eV/molecule (-1712 kJ/mol) [2]. However, it is
thermodynamically favored for silicon to reduce CeO2 to its suboxide Ce2O3, while
forming SiO2 [3]. While these arguments may help indicate which reactions will or
will not occur in bulk materials, an experimental study of what happens at a real
interface is needed. Several studies, most recently Hirschauer et al. [4], have shed
light on the subject by examining high resolution XPS of the silicon core levels and
the cerium valence levels. In this chapter, information is obtained from almost every
part of the XPS spectrum in order to produce a detailed picture of the interface.
It is confirmed that a silicon oxide layer, whose oxidation state depends on an-
nealing conditions, forms underneath the cerium oxide overlayer (see Fig. 3.1). It
is also determined that, when annealed in vacuum, the cerium oxide will reduce to
Ce2O3 but no further, whereas it will fully oxidize to CeO2 almost immediately when
annealed in oxygen.
In Section 3.3, details are presented concerning the preparation of the samples and
of the XPS experiment. In Section 3.4, the methods used in the analysis of the data
are presented. These techniques include the deconvolution of the core spectra into to
separate Gaussian peaks, the use of the attenuation of the spectrum by the inelastic
collisions of the electrons to determine overlayer thicknesses, and an overall analysis
of the valence band. Section 3.5 presents the results based on an interpretation of
the information given by the core levels treated with the techniques mentioned above.
The thermodynamic situation is clarified by comparing data from samples annealed
at various temperatures and interpreting them in terms of the oxidation and reduction
of the layers at the interface between the silicon and cerium oxide.
3.3 Experiment
Two samples were prepared by UHV (base pressure 3 × 10−10 torr) electron beam
evaporation of a solid CeO2 source onto polished three inch Si(111) wafers in a Perkin
Elmer silicon MBE system. At the time of this study, the PLD apparatus was not
48
yet operational and hence the e-beam deposition method was used. While the growth
method may affect the initial state of the sample, it should have little effect on the
results of the subsequent annealing steps.
Wafers were prepared as described in Section 2.3 and thin layers of silicon were
grown by MBE also as described in Section 2.3. The CeO2 growth was performed at
low temperature (∼400◦C) and without any background oxygen flow in order to min-
imize oxidation of the substrate prior to growth. However, the background pressure
in the chamber due to oxygen outgassing from the source was close to 1× 10−5 torr.
Thickness was determined by a quartz crystal monitor to be approximately 30A˚ for
both samples. Samples were also monitored by reflection high energy electron diffrac-
tion (RHEED) which showed a transformation from a typical Si (7×7) reconstruction
to polycrystalline rings almost immediately after the source shutter was opened. The
samples then were transferred in UHV to an analysis chamber for performing XPS
and back to the growth chamber for subsequent annealing. The analysis chamber
is equipped with a monochromated AlKα x-ray source and a Perkin Elmer model
10-360 hemispherical analyzer with a 16 channel electron multiplier detector with a
minimum resolution of 0.6 eV. The samples were radiatively heated for 30 minutes
at a time at temperatures from 300◦C to 900◦C. One was always annealed in vac-
uum and the other in 1× 10−5 torr of O2 to simulate growth conditions as described
above. The temperatures were monitored by optical pyrometer in the range of 400◦C
to 800◦C which is the pyrometer’s range of validity and by thermocouple otherwise.
It has been shown that exposure to AlKα radiation can itself reduce CeO2 [5], so
the Ce 3d scans of each data set were performed first. This being said, there was no
noticeable change in the oxidation state before and after exposure.
3.4 Analysis Techniques and Fitting of Core Levels
Standard analysis techniques have been applied to the data for each of the core levels
(Si 2p, Ce 3d, O 1s) and the valence band edge. In each case, this analysis was used
to provide information on variations in the state of the sample in Fig. 3.1.
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Silicon Substrate
SiO2-x
CeOx
Figure 3.1: A schematic of the samples used for the experiments in this
chapter. Only CeO2 is grown intentionally. The rest of the layers form as
result of subsequent interfacial reactions which will be described through-
out this chapter.
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Before examining the individual areas of the XPS spectrum, the methods used
to obtain information from the raw data are described here. A Shirley background
subtraction [6, 7] was performed on all the raw data. After this, peaks either were
integrated to determine their spectral weight or fit with Gaussian peaks to deconvolve
multiple peaks that are close together in binding energy (BE). The spectral weights of
all the peaks then were used to determine either chemical information or the thickness
of different layers of material.
To determine a thickness, the attenuation of the signal from electrons emitted
from a buried layer by inelastic collisions with atoms in an overlayer is used. If the
peak from electrons in the buried layer is chemically shifted to a different BE than
the peak for electrons in the overlayer, the area of the two peaks can be compared in
the same scan. The ratio of the area of the overlayer peak to the area of the buried
layer peak should thus be related to the thickness of the overlayer. More precisely
we use an exponential extinction law where the signal intensity from photoelectrons
traveling through various materials decays as
I = I0 exp
}
−x
λ
z
, (3.1)
where I0 is related to the cross section for the process that creates the electron, x is
the path length the electron has to traverse to leave the sample and λ is the electron
inelastic mean free path (IMFP).
As an example, the case of the Si 2p peaks is addressed. There are two peaks
in question, one from the silicon in the substrate and one from the silicon in the
SiO2−x layer immediately on top of the substrate. The signal from the silicon in the
substrate, after traveling through the SiO2−x and CeOx layers is given by
ISi = exp
u
−
u
tSiO2−x
λSiO2−x
+
tCeOx
λCeOx
~~
×
U tSi→∞
0
I0 exp
w−x
λSi
t
dx, (3.2)
where λSi, λSiO2−x, and λCeOx are the IMFP’s of electrons in Si, SiO2−x , and CeOx
respectively as described in Table 3.1, and the t’s are the path lengths that the
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photoelectrons must travel through each material. The strength of the signal from
the silicon in the SiO2−x layer will be
ISiO2−x = exp
u
− tCeOx
λCeOx
~
×
U tSiO2−x
0
I0 exp
u
−x
λSiO2−x
~
dx. (3.3)
It is assumed that λSiO2−x ∼ λSiO2 and furthermore that the cross sections for both
processes (i.e., I0) are the same since both peaks come from electrons emitted from
silicon atoms. With these assumptions, and taking into account a 45◦ angle between
the plane of the sample and the detector, the final expression for the thickness of the
SiO2−x layer becomes
tSiO2−x =
λSiO2−x√
2
× ln
u
1 +
λSi
r× λSiO2−x
~
, (3.4)
where r is the ratio of the area of the SiO2−x peak to the area of the silicon substrate
peak. Throughout this chapter, values of λ for the cerium species were calculated
from the expressions given by Tanuma et al. [8], and the values for silicon species
were obtained directly from the literature [9]. All the values used in this study are
summarized in Table 3.1.
3.4.1 Silicon 2p Core Level
An example of a Si 2p spectrum is shown in Fig. 3.2 and the peaks used for fitting
are summarized in Table 3.2. The Si 2p spectrum was used to gain the following
information. First, the position of the Si 2p substrate peak was measured in the
sample after each annealing step and compared to data from a bare silicon (111) wafer
to be used as a calibration point for the energy scale of all spectra. Secondly, the large
chemical shifts to higher binding energy of silicon atoms in different oxidation states
create an obvious satellite peak next to the substrate peak. The relative weights of
these two peaks then can be used to monitor the growth of SiO2−x species created at
the interface. It is acknowledged here that what is being called SiO2−x may actually
have a finite amount of cerium in it [10, 11], but it should still be reasonable to assume
52
Overlayer Photoelectron Source
Material Si 2p Oxygen 1s Ce 3d
Silicon 30 - -
SiO2 36 27 -
CeO2 23.8 17.9 10.9
Ce2O3 27 20.3 12.3
Table 3.1: Electron inelastic mean free paths, λ in A˚. The photoelectron
source indicates which type of atom created the photoelectron and the
overlayer material indicates the type of material that the electrons will
subsequently have to travel through on their way out of the sample. The
data for silicon and SiO2 overlayers are from reference [9], and the data for
the cerium species are calculated from the expression given by Tanuma et
al. [8]
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that the spectrum can be modeled by examining different oxidation states of silicon.
Finally, by deconvolving the Si 2p spectrum, information can be obtained concerning
the oxidation state of the silicon in the SiO2−x .
Good fits (reduced χ2 ≤ 2) were found for most spectra by varying only the height
and full width at half maximum (FWHM) of these five Gaussian peaks, and letting
the positions be determined by the known chemical shifts from the literature [12, 13].
Once the fits were performed, the area of oxidized silicon species (the sum of peaks
C,D,and E in Fig. 3.2) was divided by the area of the non-oxidized species (sum of
peaks A and B) to give the ratio r required in Eq. 3.4.
The relative weights of the four oxidized silicon peaks then were used to determine
an average oxidation state for the SiO2−x layer. Each of the oxidized peaks actually
represents a doublet like the substrate peak. However, fitting each shifted component
as a doublet introduces so many fitting parameters that the accuracy of the fit may
be compromised. Hence, each shifted peak was modeled as one broadened Gaussian.
With this assumption, the oxidation state is given by,
Avg. Oxidation State of SiO2−x =
2C + 3D + 4E
C +D + E
. (3.5)
3.4.2 Cerium 3d Core Level
Changes in the oxidation state of the cerium oxide were observed by analyzing the
Ce 3d spectrum. The Ce 3d spectrum of CeO2 is known for its complexity. Besides
the spin-orbit splitting of the Ce 3d5/2 and Ce 3d3/2 peaks, there are several other
splittings that are caused by a redistribution of the entire energy spectrum after a
core hole is created. This phenomenon is discussed in detail by Fujimori [14, 15, 16]
and it is not examined further here.
Table 3.3 summarizes the 10 peaks of the spectrum in the notation of Burroughs
et al. [17] that are used for fitting, and Fig. 3.3 shows two sample spectra with the
fitted peaks. There are four peaks (v0, v’, u0, u’) that are derived from cerium in
the (III) oxidation state, and the other six are from the (IV) oxidation state [18]. By
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Figure 3.2: An example of experimental data (solid line), fitted peaks (dots),
and sum of the fitted peaks (dashes) for the Si 2p spectrum. The Si 2p
peaks have been deconvolved into five Gaussian peaks A—E (see Table 3.2
for description of peaks, the Si+1 peak was too small to be included here).
The heavy dashed line is the sum of the contribution of peaks A—E and
hence represents an indication of the overall quality of the fit.
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Label in Fig. 3.2 A B - C D E
Peak Name 2p3/2 2p1/2 Si
1+ Si2+ Si3+ Si4+
Relative Shift (eV) 0 0.6 0.9 1.8 2.6 3.6
Table 3.2: Assignment of the Si 2p Gaussian peaks. A and B are from
bare Si. C—E are oxidized states of Si. It is to be understood that each
individual oxidized peak represents a double peak similar to the substrate
doublet. Chemical shifts are taken from Shallenberger [12].
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Figure 3.3: Examples of experimental data of Ce 3d spectra and their de-
convolution into Gaussian peaks as described in Table 3.3. The labeled
peaks are the individual Gaussian peaks used to fit the spectrum and the
dashed line is the sum of them which should simulate the experimental
data. Figure (a) shows a reduced spectrum close to Ce2O3 and Fig. (b)
shows a well oxidized spectrum close to CeO2.
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comparing the relative spectral weights of these peaks in the Ce 3d spectrum, the
average oxidation state can be obtained. This is essentially the method of Romeo et
al. [19] It recently has been pointed out by Holgado et al. [20] that a more accurate
way to accomplish this would be via factor analysis, but for the purposes of this study,
Romeo’s technique is simple and accurate enough. First the whole Ce 3d spectrum is
fit to these 10 peaks. Hopefully the entire spectrum is well represented by appropriate
weighting of just these 10 peaks. The heights, FWHM’s, and positions of the peaks
are varied to obtain the best fit. Once the least squares fit is obtained, the individual
spectral weights are added to determine the total weight of Ce(III),
Ce(III) = v0 + v
f + u0 + u
f, (3.6)
and Ce(IV),
Ce(IV) = v + vff + vfff + u+ uff + ufff. (3.7)
Then the total percentage of the cerium in the CeOx layer that is in the (III) oxidation
state is determined using the relation
%Ce(III) in Ce 3d =
100× Ce(III)
Ce(IV)+Ce(III)
. (3.8)
3.4.3 Oxygen 1s Core Level
The oxygen peaks were used both as another source of information about the cerium
oxidation state and as a source of information for the thickness of the cerium oxide.
Compared to the cerium spectrum there has been considerably less study devoted
to the oxygen spectrum in CeO2 [21]. It is clear that the 1s peak from oxygen
atoms in a SiO2 matrix should be at higher BE than CeO2 because silicon has a
higher electronegativity (1.9 on the Pauling scale) than cerium (1.12). The higher
electronegativity atoms pull more electron density away from the oxygen nuclei and
hence reduce the shielding of the electrons from the nuclear charge, thus increasing
the binding energy of the electrons. Further, one would expect that 1s electrons in
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v0 v v’ v” v”’
Ce 3d5/2 Origin Ce(III) Ce(IV) Ce(III) Ce(IV) Ce(IV)
Shift (eV) -36.1 -34.1 -30 -27.85 -18.3
u0 u u’ u” u”’
Ce 3d3/2 Origin Ce(III) Ce(IV) Ce(III) Ce(IV) Ce(IV)
Shift (eV) -17.8 -15.65 -13.65 -9.25 0
Table 3.3: Assignments of Ce 3d peaks with u,v notation from Bur-
roughs [17]. Shifts represent initial guesses for positions of the peaks with
respect to the highest BE peak for the fitting process.
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oxygen attached to cerium atoms in the (III) oxidation state would be more tightly
bound than for cerium in the (IV) state. Thus it is possible to deconvolute the oxygen
1s spectrum into contributions from Si-O, Ce(III)-O, and Ce(IV)-O bonded species.
Figure 3.4 shows that indeed the spectrum can be well fit by three Gaussian
peaks. The height, FWHM and position were all varied to obtain the fit. Peak C is
attributed to SiO2−x species, not surface adsorbed oxygen because it is slightly more
shifted in BE than the peak attributed to chemisorbed hydroxide species identified by
Sundaram et al. [21] and because it grows so substantially during oxygen annealing.
Peak A is from Ce(IV) species, and peak B is from Ce(III) species. It was found that,
in general, the peak due to Ce(III) was just over 1eV higher in binding energy that
the Ce(IV) peak.
Examining the relative areas of peaks A and B gives another indication of the
percentage of the CeOx that is in the Ce(III) state,
%Ce(III) in O 1s spectra =
100× B
A+B
. (3.9)
Meanwhile, an equation similar to Eq. 3.4 can be used to determine the total CeOx
overlayer thickness:
tCeOx =
λCeOx√
2
ln

1 +
λSiO2−x
}
1− exp
w
−
√
2tSiO2−x
λSiO2−x
tz
r× λCeOx

, (3.10)
where this time r is the ratio of the area of the silicon-related peak, C, divided by
the sum of the areas of the Ce-related peaks, A and B.
3.4.4 Valence Band
Observations of the valence band are used as a third method of monitoring the ox-
idation state of the cerium. As CeO2 is reduced to Ce2O3, one of the most obvious
feature changes in the entire XPS spectrum is the appearance of the Ce 4f level at the
edge of the valence band [22, 23, 24, 25]. Because of the extremely low cross section
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Figure 3.4: Examples of experimental data of O 1s spectra and their de-
convolution into Gaussian peaks. The labeled peaks are the individual
Gaussian peaks used to fit the spectrum and the dashed line is the sum of
them which should simulate the experimental data. Peak A is from oxy-
gen bonded to Ce(IV) atoms, peak B is from oxygen bonded to Ce(III)
atoms and peak C is from oxygen bonded to Si. Figure (a) shows a well
oxidized spectrum after annealing at 700◦C in O2. Figure (b) shows a
reduced spectrum after annealing at 620◦C in vacuum.
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for creating valence band photoelectrons, our x-ray source was not intense enough
to enable the resolution of fine features, but changes in the shape due to the mixing
of this 4f level easily could be observed. While it is unclear that there is any direct
linear correlation between the strength of this feature and the oxidation state of the
cerium, the valence band spectra of the same samples discussed above are presented
as a reality check.
Figure 3.5 shows normalized versions of all the valence band spectra taken for the
sample annealed in vacuum. Only one of the spectra from the sample annealed in
O2 is shown because there was hardly any change throughout the annealing. It is
shown with the others as a reference point for what the valence band should look like
for almost fully oxidized CeO2. Obvious features appear on either side of a steady
central band, which is assumed to be due mostly to O 2p valence electrons. These
features can be attributed to an increase in mixing of the Ce 4f state (which is in the
middle of the bandgap for CeO2 [22]) with the valence band and perhaps somewhat
to Si-O bonding.
3.5 Results
The results are shown in Figs. 3.6-3.10. The spectrum has been interpreted in terms
of the oxide thicknesses and oxidation state of the silicon and cerium after various
anneals. All anneals were executed for a fixed time of 30 minutes. At the end a
detailed model of the evolution of the interface is presented.
Equation 3.4 was used to determine the thickness of the SiO2−x layer that forms
between the cerium oxide and the substrate (see Fig. 3.1). A summary of the growth
of this oxide is shown in Fig. 3.6 and the corresponding variation of the oxidation
state is shown in of Fig. 3.7.
The trends for anneals done in oxygen are fairly clear. The SiO2−x grows steadily
underneath the CeOx and the oxidation state moves towards (IV), indicating fully
oxidized SiO2. It should be noted that the rate of SiO2−x growth is actually compa-
rable to that reported for oxidation of bare silicon in dry O2 [26]. In other words,
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Figure 3.5: The valence band spectra for the sample annealed in vacuum at
all temperatures. One fully oxidized CeO2 valence band is shown on the
bottom for comparison. The top two spectra show the valence band after
the desorption of oxygen and cerium that occurs for anneals in vacuum
past 850◦C. All anneals were for 30 minutes.
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the presence of CeOx on the surface does not seem to increase the uptake of oxygen
by the substrate nearly as much as for pure cerium metal as noted by Hillebrecht et
al. [10]
The trends for the anneals done in vacuum, however, are very complicated. Three
temperature regimes are apparent.
First, the thickness of the SiO2−x stays constant or decreases slightly up to about
500◦C. It will be shown later that this corresponds to a range in which the CeOx
overlayer is being reduced. The silicon oxidation state also decreases in this regime as
shown in Fig. 3.7. It would thus seem that at this stage both the silicon and cerium
oxides are losing oxygen. A possible explanation for this is that neither the cerium
nor the silicon is in a fully oxidized or stable state. The silicon is, on average, in the
(III) oxidation state (see Fig. 3.7) and cerium is somewhere in between (III) and (IV)
(see Fig. 3.8). These are obviously metastable states; less thermodynamically stable
than the full oxides, which might mean that some of the oxygen is not bound well
enough to prevent outgassing.
Second, from 500◦C to 720◦C, the SiO2−x grows rapidly. In this stage the silicon
clearly is reducing the cerium because the SiO2−x is growing at the expense of the
oxidation state of the cerium (see Fig. 3.8). Except for perhaps an anomalous data
point at 620◦C, the oxidation state of the silicon increases as the layer grows but
never reaches the full (IV) oxidation state of SiO2.
Third, at 720◦C and above, the SiO2−x begins to recede until it totally disappears
at 850◦C. All of the oxygen and most of the cerium in the CeOx overlayer also leave
the surface in this range. This behavior has been reported earlier by Hirschauer et
al. [4, 27], but it is unclear whether this is the same decomposition that Yamamoto
et al. [28] mention occuring at 690◦C for ex situ annealing of CeO2 thin films. We
also noted two RHEED reconstructions during this regime. At 850◦C, the surface
looks very much like a Si (111), 1× 1 surface which could be the substrate with the
unoxidized cerium that is left simply conforming to the underlying lattice. At 900◦C,
at least two distinct periodicities appear in the RHEED pattern which might be the
Ce 2 × 2 and √3 × √3 reconstructions mentioned by Hirschauer [4]. More study
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clearly needs to be done on this phenomenon to quantify it. It should be pointed
out here that subsequent e-beam CeO2 growth on the interface at this point was very
successful, showing a strong CeO2 1x1 RHEED pattern. So whatever species are left
at the interface after this transition may actually facilitate further growth.
The oxidation state of the cerium is also important in giving a clear picture of
the state of the layers. First the data from the Ce 3d peaks is used to determine the
oxidation state. Figure 3.8 shows the percentage of material that is in the Ce(III)
state, as calculated from Eq. 3.8, as a function of anneal temperature in both vacuum
and O2. If it is assumed that all Ce(III) comes from material with a stoichiometry
of Ce2O3, and that all Ce(IV) comes from material that is CeO2, a chart of CeOx
stoichiometry versus anneal temperature can be produced, which is the alternate
ordinate in Fig. 3.8.
Again the trend for the sample annealed in O2 ambient is clear. After one anneal
at growth temperature (400◦C) the stoichiometry improves dramatically to about
CeO1.93. From there it improves only slightly with further anneals, but it should be
noted that even with the SiO2−x growing underneath, there is no significant reduction
of the cerium. The fact that it never reaches fully oxidized CeO2 shows either that
this method of determining oxidation state is slightly inaccurate or that even fully
stoichiometric CeO2 contains some finite amount of Ce(III) character. It also should
be noted that the cerium saturates to a (IV) oxidation state faster than the silicon
does (cf. Fig. 3.7), which indicates that underoxidized cerium perhaps has a higher
oxygen affinity than underoxidized silicon.
The trend in the oxidation state of the CeOx for anneals done in vacuum agrees
with the oxidation state trend shown above for the SiO2−x oxidation state. That
is, very little change is noticed until after 500◦C at which point the cerium reduces
rapidly. One 30 minute anneal at 570◦C reduces the cerium from 60% Ce(IV) to 32%.
It continues to reduce only until 620◦C where one would assume that the stoichiometry
has reached Ce2O3. However, as a converse to the case above, the data suggests that
even in fully stoichiometric Ce2O3 there is some Ce(IV) character.
The oxidation state of the cerium also can be calculated from the O 1s peaks using
67
400 500 600 700 800 900
0
10
20
30
40
50
60
70
80
90
100 Annealed in Vacuum
Annealed in Oxygen
Ce6O11
CeO2
Ce2O3
as grown
%
o
fm
at
er
ia
li
n
(III
)o
x
id
at
io
n
st
at
e
Anneal temp. in ºC
2.0
1.9
1.8
1.7
1.6
1.5
O
xy
ge
n
:C
er
iu
m
Ra
tio
Figure 3.8: The cerium oxidation state versus anneal temperature as calcu-
lated from the Ce 3d spectrum. The ordinate is
100×Ce(III)
Ce(III)+Ce(IV)
on the
left and
1.5 Ce(III)+2.0 Ce(IV)
Ce(III)+Ce(IV)
on the right, with quantities defined in
Eq. 3.6 and Eq. 3.7. The squares are data from the sample annealed in
vacuum. The crosses are for the sample annealed in O2. All anneals were
carried out for 30 minutes.
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Eq. 3.9. Figure 3.9 again shows the percentage of CeOx that is in the (III) oxidation
state as a function of anneal temperature in vacuum and in O2. In this figure, the
oxidation state as derived from the Ce 3d spectrum (Equation 3.8) is shown along
with the oxidation state as derived from the O 1s spectrum (Equation 3.9). The
upper panel labeled (a) is for the anneal in vacuum and the lower panel labeled (b)
is for the anneal in O2.
For the sample annealed in vacuum (Fig. 3.9 (a)), the two methods follow the same
trend but shifted on the anneal temperature axis. An explanation for this is that the
method of using the Ce 3d peaks is far more surface sensitive than the method using
the O 1s peaks. This is because the IMFP of electrons emitted from Ce 3d levels
is far smaller than for those emitted from O 1s levels (see Table 3.1). Thus there is
both a surface sensitive and bulk sensitive probe for the oxidation state. This data
would suggest that the cerium reduces from the top down rather than first at the
interface then proceeding upwards towards the surface because the Ce 3d data shows
the reduction before the O 1s data. Further, one can see that both methods show
that the amount of cerium reduction saturates. This is most likely the point at which
the material is completely reduced to Ce2O3 since there is no evidence for any stable
cerium oxides with less oxygen [29]. The strange desorption of oxygen and cerium
that occurs past 800◦C obscures any further effects that might have been observed at
higher temperatures.
For the sample annealed in O2 (Fig. 3.9 (b)), it first should be pointed out that
the scale is much smaller, i.e., that all the changes in oxidation state are on a smaller
scale by almost an order of magnitude than the changes for the sample annealed in
vacuum, so these curves are much more susceptible to error introduced by uncertainty
in the fitting process. Nevertheless, it is striking that the two trends look to be almost
completely opposite. This would seem to indicate that at first the surface is oxidizing
while the region near the interface is being reduced slightly by the silicon. However,
past 600◦C the trend reverses and the surface begins to reduce slightly, possibly in
the same fashion as the sample annealed in vacuum. Still there are several strange
fluctuations along the two paths, so it is difficult to know what is going on in this
69
400 500 600 700 800 900
5
6
7
8
9
10
11
12
13
14
15
 Ce3d method
 O1s method
(b)
(a)
%
 
o
f m
a
te
ria
l i
n
(III
) o
x
id
a
tio
n
 
s
ta
te
Anneal temp. in ºC
400 500 600 700 800
0
10
20
30
40
50
60
70
80
90
100
CeO2
Ce2O3
 Ce3d method
 O1s method
Anneal temp. in ºC
%
 
o
f m
a
te
ria
l i
n
(III
) o
x
id
a
tio
n
 
s
ta
te
2.0
1.9
1.8
1.7
1.6
1.5
O
x
yg
e
n
:C
e
riu
m
1.97
1.96
1.95
1.94
1.93
1.92
1.91
O
x
yg
e
n
:C
e
riu
m
Figure 3.9: The oxidation state as determined from the O 1s core levels
(circles) versus anneal temperature. The ordinate is
100×Ce(III)
Ce(III)+Ce(IV)
on
the left and
1.5 Ce(III)+2.0 Ce(IV)
Ce(III)+Ce(IV)
on the right. The data from Fig. 3.8
is also plotted for comparison (squares). Figure (a) is from the sample
annealed in vacuum, (b) is from the sample annealed in O2. Please note
the very different scale used on the ordinate in this plot (b) versus that in
plot (a). All anneals were for 30 minutes.
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sample with the same confidence as with the vacuum-annealed sample.
Figure 3.10 shows real-space pictures of what happens at the interface for both
samples during annealing. The total thickness of the CeOx overlayer can be computed
from the O 1s peaks using Eq. 3.10, and the thickness of the SiO2−x has already been
computed from Eq. 3.4. It is assumed that 45% of the SiO2−x growth is down into the
substrate, as in the Deal-Grove model. We use the information about both thicknesses
combined with the information about oxidation states to create a picture of all the
action happening at the interface during the anneals.
For anneals done in vacuum (Fig. 3.10 (a)), there is a maximum in the thicknesses
of both oxides before they go through the desorption transition mentioned above, and
the interface “regenerates” itself. The large thickness increase of the CeOx may be
an artifact of the method used to calculate the thickness, but since the density of
Ce2O3 is slightly less than that of CeO2, some thickness increase upon reduction is
to be expected. Also, it has been shown recently that under-oxidized cerium oxide
nanoparticles undergo a drastic lattice expansion [30] which may explain the phe-
nomenon being seen here. At the highest temperatures all of the oxygen leaves the
structure as discussed above, leaving the original silicon substrate and a thin layer of
cerium metal.
For anneals performed in O2 (Fig. 3.10 (b)), the SiO2−x grows steadily and pushes
up the overlayer, whose thickness and stoichiometry remain roughly constant. The
oxidation state of the SiO2−x increases steadily towards fully oxidized SiO2. The
CeO2 is fixed in thickness due to the limited amount of Ce. On the other hand the
SiO2 layer continues to grow using up the silicon from the substrate.
Finally, more qualitative information is obtained about the oxidation state of the
cerium from the valence band. Fig. 3.5 shows that as the cerium is reduced, the
valence band edge takes on more and more Ce 4f character as one would expect
from the other methods of determining the cerium oxidation state mentioned above.
However, it is difficult to compare this method quantitatively with the other two,
since there is no definite way of relating the spectral weight of the Ce 4f feature with
oxidation state. The 4f character of the valence band increases in the region one would
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Figure 3.10: The model of the interface obtained from analyzing all of the
data. The relative thickness is computed by taking zero to be the surface
of the original substrate. The abscissa can be thought of as time. First,
the bare substrate is shown closest to the ordinate, then the growth takes
place, then successive anneals are performed with the anneal temperature
indicated on the abscissa, and finally the far right hand side of the abscissa
is the final state after all annealing. Figure (a) is for the sample annealed
in vacuum, Fig. (b) is for the sample annealed in O2. All anneals were
carried out for 30 minutes.
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expect it to based on observations of other spectra mentioned above. It saturates to a
value where its height is roughly the same as that of the rest of the valence band, which
is mostly derived from O 2p states. This saturation was also noted in the previous two
methods and again seems to be the point of complete cerium reduction to Ce2O3. The
valence band looks completely different past 800◦C because of the desorption effect
mentioned above. The spectrum resembles the structure that Hirschauer observed,
attributing it to the combination 2×2 and√3×√3 cerium surface reconstructions [4].
3.6 Conclusion
It is clear that complicated reactions occur at the cerium oxide/silicon interface.
Some, such as the reduction of CeO2 to Ce2O3 in the presence of silicon, are predicted
by bulk thermodynamic arguments. However, several unique transitions occur such
as the loss of oxygen from all the layers when annealed in vacuum past 800◦C and
the reduction of the CeOx from the surface down to the interface that may not have
been expected.
Extremely low temperatures are required to keep the surface completely free of
SiO2−x growth, which implies that a low temperature growth technique such as PLD
might be the only way to achieve a true epitaxial interface for heterostructure appli-
cations. However, the strange high temperature desorption mentioned above may be
a pathway to further high temperature growth as a sort of “self-cleaning” interface.
Moreover, for buffer layer applications where the quality of CeO2/silicon interface is
not nearly as important as the quality of the CeO2 surface, it is shown that a SiO2
layer slowly forms underneath when annealed in oxygen but does not affect the CeO2
stoichiometry. Finally, the emergence of the 4f states in the valence band does indeed
echo the reduction of the cerium and saturates when the cerium is fully reduced to
Ce2O3. The movement of this 4f level from a localized state in the bandgap towards
an extended state in the valence band surely affects the electrical behavior of CeO2
and thus is important to understand for MOS applications.
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Chapter 4 Metal-CeO2-Silicon
Capacitors
4.1 Overview
In any heterostructure system, the properties of the interface between the two materi-
als may be even more important than the properties of the two materials themselves.
In Chapter 3 the reactions that take place at the CeO2/silicon interface in vacuum
have been studied extensively. In this chapter, the electrical behavior of the interface
in a real MOS device will be examined.
4.2 Introduction
Next to leakage current, the single most important metric for determining the use-
fulness of new gate dielectrics is the interface trap state density. The presence of
interface states in a MOS device leads to several undesirable behaviors. First, the
presence of any charge, whether it be at the interface or in the oxide itself leads to a
shift in the capacitance voltage (C-V) characteristics of the device. In a MOSFET,
this directly translates to a change in threshold voltage. Second, since interface traps
fill and empty with some characteristic time constant, there will be a dispersion in
the capacitance of the device as a function of frequency. Third, a large amount of
trapped charge at the interface will degrade the channel mobility of a MOSFET via
coulomb scattering of carriers. Finally, the subthreshold current swing in a MOSFET
is adversely effected by interface trap states.
In the last chapter, the mechanical properties of the CeO2/silicon interface were
examined via in situ XPS measurements. In this chapter, the electrical properties of
the interface are probed by examining the impedance characteristics of metal-CeO2-
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silicon capacitors. In addition, the charges present in the CeO2 itself are measured
from C-V characteristics.
These properties are examined for MOS devices made from as-grown CeO2 lay-
ers and also from CeO2 layers treated with various types of annealing in order to
determine if ex situ processing might improve the device characteristics.
4.3 Experiment
Substrates consisted of (111) oriented silicon wafers doped 1×1014 cm−3 n-type. CeO2
was grown at 400◦C via pulsed laser deposition from a doubled Nd:YAG laser with
a pulse energy of approximately 300 mJ/pulse at 533 nm. The pulse width was 5 ns
and a 10 Hz repetition rate was used. The target was a 99.99% pure CeO2 sputter
target supplied by Kurt Lesker. For the first 30 seconds of growth (∼20A˚) the CeO2
was ablated in vacuum at which point oxygen was slowly bled into the system at a
partial pressure of 5 × 10−6 torr, similar to the growth technique of Yoshimoto et
al. [1]. Growth was continued in this fashion for 15 minutes. The growth rate was
calibrated using the method described in Section 2.5.1 to yield a final thickness of
∼700A˚.
Some of the samples were left as-grown and others were annealed in either argon,
oxygen, or 10% hydrogen in helium. All anneals were 10 minutes long at 450◦C.
This temperature was chosen both because it is similar to the temperature used for
passivation anneals in traditional SiO2 MOS [2] and because it is close to the highest
temperature which the CeO2 layers had already been exposed to during growth.
Diodes were fabricated via direct current (DC) magnetron sputtering of aluminum
through a photoresist mask followed by liftoff of the photoresist to form square pads
with edges ranging from 30 µm to 500 µm.
Electrical characterization was performed in an electrically shielded dark box,
purged with dry nitrogen. The pads were probed with large (50 µm diameter) tung-
sten probe tips to minimize series resistance and the backside contact was made with
silver paint. All impedance measurements were performed with a Hewlett-Packard
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4192 LF impedance analyzer.
The impedance of the wiring, test fixture feedthroughs, and probes was zeroed by
measuring the series resistance and inductance with the leads short-circuited and the
shunt capacitance with the leads open-circuited.
The C-V characteristics of all devices were measured from at least -2V to +2V.
It was found that this range straddled the accumulation, depletion and inversion
domains of the devices in a range over which the DC leakage current was below about
1 µA/cm2, which is several orders of magnitude below the acceptable leakage current
for state of the art MOSFET’s [3]. All C-V measurements were performed using a 1
MHz, 10 mV root mean squared (RMS) alternating current (AC) test signal on top
of the DC bias.
The conductance-frequency (G-ω) spectra were measured using the same bias
range and same amplitude AC test signal. The frequency was swept from 100 Hz to
10 MHz.
4.4 Theory
In this section, an overview of the methods used to extract interface trap densities
and flat band voltage shifts will be given.
The first method for determining interface state density is the high-frequency
capacitance method, also known as the Terman method. In this method, the only
measurement necessary is the high frequency (typically on the order of 1 MHz) capac-
itance versus voltage curve like those in Fig. 4.4. Even though interface traps cannot
fill and empty on the time scales used to measure the capacitance, they can respond
to the quasi-static bias sweep used to produce the C-V curve. Figure 4.1 illustrates
that as the Fermi level crosses through the interface state distribution at a silicon
surface, a sheet charge at the surface is created that is directly proportional to either
the number of empty interface states for donor-like traps or filled states for acceptor-
like traps. Since this sheet charge will depend on the position of the Fermi level at
the interface, it will depend on the surface potential Ψs, and thus the applied gate
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voltage. This voltage-dependent charge layer can have a pronounced effect on the
C-V characteristics even though the traps at the surface are not filling and emptying
in phase with the AC signal. What the trap states will do is change the gate voltage
for which a given Ψs is obtained. From Appendix A.1 the following relationship is
found for an insulator-semiconductor interface:
Cox(Vg −Ψs) = −Qsheet −Qs(Ψs), (4.1)
where Cox is the oxide capacitance, Vg is the voltage applied to the gate electrode
relative to ground, Qsheet is any sheet charge located at the insulator-semiconductor
interface and Qs is the depletion/inversion charge in the semiconductor. In the case
of a sheet charge generated by interface states, Qsheet is also a function of Ψs as shown
in Fig. 4.1. If Qsheet is replaced by Qit(Ψs), Vg can be solved for, then differentiated
with respect to Ψs to obtain
dVg
dΨs
= 1− 1
Cox
u
dQit
dΨs
+
dQs
dΨs
~
. (4.2)
The derivatives of the interface state charge and the semiconductor charge can be
rewritten as capacitances, Cit and Cs, giving
Cit(Ψs) = Cox
u
dVg
dΨs
− 1
~
− Cs(Ψs). (4.3)
For an interface state density that is slowly varying throughout the energy gap
relative to kBT the interface state density can be approximated simply as Dit=qCit [2].
The important parameter to determine for this calculation is dVg/dΨs, which is an
indication of how the band bending changes with applied gate voltage. The Terman
method calculates this parameter as a function ofΨs by comparing an ideal theoretical
C-V curve as a function of Ψs with the measured C-V curve. For each value of
capacitance at a given Ψs in the theoretical curve, there is the corresponding value
of capacitance at a given Vg in the measured curve. Thus it is possible to construct
a curve of Vg vs. Ψs such as the one shown in Fig. 4.2. The derivative of this curve
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Figure 4.1: Schematic of an insulator-semiconductor interface with inter-
face states. Donor-like states are defined as positively charged when empty
and acceptor-like states are defined as negatively charged when filled.
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along with the calculated curve for Cs(Ψs) enables the construction of a curve of Cit
and hence Dit as a function of the position of the Fermi level in the bandgap from
Eq. 4.3. The form of the theoretical high frequency capacitance versus Ψs curve was
taken from Brews [4].
In addition to using the Vg versus Ψs curve to determine interface state density
via the Terman method, it was also used to relate the applied gate voltage to a given
Fermi level position in the bandgap. Thus for the conductance method described
below, it is possible to transform a plot of Dit versus gate voltage to a plot Dit versus
position in the bandgap as in the Terman method.
Interface state densities were also calculated using the conductance method. In
this method the frequency response of the interface traps is used to calculate their
density. At low frequencies, all of the traps can fill and empty in phase with the
changing AC signal. The capacitor is always in equilibrium, and thus no net energy
is lost via the traps. At very high frequencies, the traps don’t have time to fill or
empty at all, and as far as the conductance is concerned, it is as if they are not even
there. At intermediate frequencies, some traps can fill and empty but not fast enough
to keep up completely with the AC signal. This leads to situations in which the Fermi
level at the interface is higher than the highest filled interface state or, on the other
half of the AC cycle, lower than the highest filled interface state. As it turns out, in
both halves of the cycle, net energy is lost. If all the electrons in the semiconductor
are viewed as one statistical ensemble at some average energy, then for the case
where the Fermi level is above the highest filled interface state, electrons from the
conduction band will fall into these states in order to restore equilibrium. As they do,
they reduce the average energy of the ensemble. The energy is converted to phonons
which heat the lattice. In the other half cycle, electrons in traps above the Fermi
level are emitted into the conduction band. This energy is derived from absorbed
phonons, increasing the average energy of the electron ensemble. But subsequently
the ensemble of electrons must move in order to restore equilibrium, slightly reducing
the energy of all the other electrons. Again this is done by emitting phonons that
heat the lattice. These processes lead to a net energy loss in both halves of the cycle
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Figure 4.2: Example of a measured curve of Vg vs. Ψs. The derivative of
this curve is used to compute the interface state density in the Terman
method. This curve is also used to relate the position of the Fermi level
within the silicon bandgap to the applied gate bias in both the Terman
method and the conductance method. Three volts of gate voltage moves
the Fermi level by about half an eV and in this example the flatband
voltage is about -1 volt.
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which can be modeled in a circuit as a conductance. This can be thought of as a
situation in which the system is in a position in state space that is slightly perturbed
from equilibrium and it relaxes to its thermodynamic equilibrium state by giving off
heat.
In addition, there is a finite time delay associated with the capture and emission
of electrons from these traps which leads to a phase delay in the AC response of
the device. This can be modeled as an added capacitance. Figure 4.3(a) shows the
small-signal equivalent circuit for a MOS capacitor in depletion with interface traps.
The impedance bridge measures an equivalent parallel conductance and capacitance
as shown in Fig. 4.3(b). It is easy to derive that for the model circuit shown, the
measured values Gm and Cm will be
Gm =
ω2C2oxGt
G2t + ω2(Cd + Ct + Cox)2
, (4.4)
Cm =
ω2Cox(Cd + Ct)(Cd + Ct + Cox) + CoxG2t
G2t + ω2(Cd + Ct + Cox)2
. (4.5)
One could theoretically fit the measured data to these equations, using a calculated
Cd for depletion capacitance in the semiconductor. However, there is a much more
elegant way to extract Gt. In Appendix A.2 it is shown that a formula can be derived
for Gt as a function of Gm, Cm and Cox alone:
Gt(ω) =
ω2C2oxGm
G2m + ω2(C2m − C2ox)
. (4.6)
Cox can be measured directly in strong accumulation (see Eq. 4.12). A plot of Gt/ω
will be peaked as shown in Fig. 4.3(c). This peak can be thought of as occuring
at a frequency for which the trap states are in “resonance” with the applied AC
signal. At this frequency the highest possible number of traps are contributing to the
conductance as described above. Thus the peak value of Gt/ω, which we will denote
as (Gt/ω)p, should be roughly proportional to the interface trap density. However,
statistical variations in the nature of the charge distribution under the gate cause
fluctuations in the band-bending at the semiconductor surface. This can smear out
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the peaks and reduce their magnitude. The standard deviation of these fluctuations,
σs, is related to the width of peak in the Gt/ω vs. ω curve and can be calculated
from the data [2]. Then the interface trap state density can be related to (Gt/ω)p
times a factor that is a function of σs. Further, the frequency ωp, at which the peak
occurs can be related to the time constant, τ , of the traps. The derivation of these
expressions is unnecessarily complicated for the purposes of this work but is described
in detail by Nicollian and Brews [2]. The most useful results are presented here:
Dit =
p
Gt
ω
n
p
qfd(σs)
(4.7)
τ =
ξp
ωp
(4.8)
fd(σs) =

2πσ22
2ξp
U ∞
−∞
exp
u
− η
2
2σ2s
− η
~
ln
p
1 + ξ2pexp2η
n
dη, (4.9)
where ξp is defined by
U ∞
−∞
exp
u
− η
2
2σ2s
− η
~l
2ξ2pexp2η
1 + ξ2pexp2η
− ln(1 + ξ2pexp2η)
M
dη = 0. (4.10)
The function fd(σs) only ranges between about 0.1 and 0.4 and ξp only ranges between
about 2 and 2.6 for reasonable values of σs. Hence the important parameters are
(Gt/ω)p and ωp.
For all measurements of conductance and capacitance, the effect of substrate resis-
tance needs to be considered. In strong accumulation there is no depletion capacitance
and the effects of interface states are shorted out. Thus the equivalent circuit for a
MOS capacitor in accumulation is simply the oxide capacitance. However, if there is
a finite resistance in the substrate, the equivalent circuit must be amended to have
a resistance in series with the oxide capacitance (i.e., substitute the entire parallel
network in Fig. 4.3(a) with a resistor Rs). From Appendix A.3, the relationships
for the series resistance and oxide capacitance as a function of the measured parallel
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Figure 4.3: The circuit in Fig. (a) shows an equivalent circuit model for
a MOS capacitor with interface traps. The circuit in Fig. (b) shows the
actual effective circuit that the impedance bridge measures. The plot in
Fig. (c) shows an example spectrum of the two measured quantities, Gm
and Cm along with the calculated spectrum of Gt/ω from Eq. 4.6.
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conductance and capacitance in accumulation are
Rs =
Gma
G2ma + ω2C2ma
, (4.11)
Cox = Cma
}
1 +
w
Gma
ωCma
tz
. (4.12)
Once these values are determined from a measurement in strong accumulation, the
adjusted values for the parallel MOS capacitance and conductance for the rest of the
voltage range are calculated by
Gc =
Gm − Rs(G2m + ω2C2m)
(1−GmRs)2 + ω2C2mR2s
, (4.13)
Cc =
Cm
(1−GmRs)2 + ω2C2mR2s
. (4.14)
All capacitance and conductance data used in the following sections was treated in this
way. As it turns out, the series resistance had a significant effect on the measurements
since the silicon substrates were lightly doped (∼1014 cm−3 n-type), leading to Rs ∼
1kΩ for a 100µm square pad.
The oxide trap charges and the hysteresis charge were calculated from the flatband
voltage shifts. In order to systematically determine the flatband voltage from the
experimental C-V curve, the method of Schroder [5] was employed which involves
taking derivatives of the C-V curve. The fixed charge density then was calculated
from this measured flatband voltage using
Qf = Cox(Vfb − Φms), (4.15)
where Φms is the metal-semiconductor work function difference in volts. In this case,
for aluminum gates and 1×1014 cm−3 n-type silicon, Φms was calculated to be about
-0.4 volts. In cases where hysteresis was present, the flatband voltage was taken as
the average of the flatband voltage of the two curves. The hysteresis charge itself was
taken to be
Qhyst = ∆VfbCox, (4.16)
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where ∆Vfb is the difference of the flatband voltages for the forward and reverse bias
sweeps.
4.5 Results
4.5.1 Capacitance-Voltage Analysis
Figures 4.4 and 4.5 show measured C-V curves and Table 4.5.1 lists the various charge
densities calculated from the C-V curves. The C-V characteristics show clear evidence
of strong inversion rather than deep depletion, asymptoting to a relatively constant
minimum capacitance value after about a volt of negative bias. This indicates that
the leakage current is not too severe to inhibit the formation of the minority carrier
inversion layer by allowing (in this case) holes to tunnel through the insulator. In
all but the argon-annealed case, the C-V characteristics also show a constant accu-
mulation capacitance, again indicating good leakage characteristics. The dielectric
constant can be calculated from the accumulation capacitances in Fig. 4.4 and was
estimated to be about 10 for the as-grown sample.
The hysteresis observed in the as-grown case also has been observed in other
studies of CeO2-based capacitors [6, 7]. One possibility is that it is due to charges in
the bulk CeO2. However, another possibility is that it is due to interface states deep
in the silicon bandgap, or states close enough to the interface to have a significant
probability of having an electron tunnel into the silicon under bias. Figure 4.5 shows
that decreasing the sweep rate reduces the hysteresis consistent with states with
time constants on the order of seconds. While this is longer than the typical time
constants for midgap interface trap states in silicon (see Fig. 4.8), it is quite probable
that “near-interface” trap states in the CeO2 could trap and emit at this slow of a
rate. States in the bulk of the CeO2 would have much longer time constants due to
the large bandgap of CeO2 so the hysteresis is most likely not due to bulk charges.
The C-V curves of devices treated in four different ways is shown in Fig. 4.4. Once
again, all anneals were performed for 10 minutes at 450◦C, and all of these samples
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Figure 4.4: C-V plots of metal-CeO2-silicon capacitors annealed under
different ambients. All the plots are in capacitance per unit area. The ac-
cumulation capacitance of the as-grown sample corresponds to a dielectric
constant of about 10.
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Sample Vfb − Φms Cox ∆hystfb Fixed Charge Hysteresis Charge
(volts) nFcm−2 (volts) cm−2 cm−2
no anneal -0.265 140 0.93 2.32×1011 -8.14×1011
H2 -0.385 160 0.03 3.85×1011 -3×1010
O2 -0.350 90 0.1 1.97×1011 -5.63×1011
Ar -0.175 100 0.25 1.09×1011 -1.56×1011
Table 4.1: Summary of bulk charges in metal-CeO2-silicon capacitors
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Figure 4.5: Dependence of hysteresis on sweep rate. The fastest sweep
shows the largest hysteresis indicating that the hysteresis comes from
charge states that seem to fill and empty on the order of seconds. If the
hysteresis were due to fixed charge deep in the CeO2 the time constant
would be much larger and if it were due interface trap states deep in the
silicon bandgap it would be much shorter. Thus we are led to believe that
this charge comes from near-interface states slightly into the insulator.
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were annealed before metalization. These curves represent an average over several
devices on the same sample to eliminate the dependence of the results on thickness
variations of the oxide film and other random variations. About 5% of all the devices
behaved abnormally and are not included in this data because they are most likely
related to extremely defective areas of the oxide (such as areas with pinholes that
short to the substrate) and therefore are not representative of a true CeO2 film.
It is observed that there are drastic differences in the behavior for the various
annealing conditions. Any type of anneal seems to decrease the hysteresis but hydro-
gen annealing almost completely eliminates it. In another study on CeO2 capacitors,
Roh et al. [6] found that the hysteresis persisted and even switched direction after
hydrogen annealing. However, all of their samples had a thick, intentionally oxidized
SiO2−x layer between the CeO2 and the silicon so it is probably quite a different
situation. The reduction of the hysteresis charge could be directly due to a reduc-
tion in interface state density which, as will be seen below, is quite substantial for
hydrogen annealing. It could also be due to a change in the nature of the species
at the interface. If it is assumed that the original hysteresis charge comes from oxy-
gen vacancies in the SiO2−x layer formed at the CeO2/silicon interface during growth
(see Chapter 3), it is possible that hydrogen annealing passivates the defects in this
SiO2−x layer. It also should be noted that the accumulation capacitance (and hence
Cox) actually increases relative to the non-annealed case. The slight increase in ac-
cumulation capacitance may be due to reduction of some of the cerium oxide to a
suboxide (again see Chapter 3) which may have a slightly higher dielectric constant.
Table 4.5.1 indicates that hydrogen annealing adds some fixed positive charge. This
again may be due to reduction of the bulk CeO2 leaving behind positively charged
centers. These bulk charges must contribute to a fixed flatband voltage shift without
contributing to the hysteresis because they exist in the wide bandgap CeO2 where
midgap states will have much longer time constants (on the order of hours or even
days).
In the oxygen-annealed case, it is clear that some oxidation of the silicon has taken
place because of the decrease in accumulation capacitance. One can calculate that
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about 137 A˚ of silicon oxide has formed if one assumes that the oxide has the same
dielectric constant as SiO2. Further, this annealing reduced the charges responsible
for the hysteresis but not as much as for the hydrogen anneal. If the interfacial
SiO2−x layer discussed above is indeed the source of the hysteresis, it would make sense
that oxidizing this SiO2−x would reduce the hysteresis charge. The flatband voltage
shift is negative (indicating added positive charge) as in the case of the hydrogen
anneal but clearly cannot be caused by the same bulk CeO2 reduction. It is possible
that new, positively charged states are created at the SiO2−x -CeO2 interface during
the oxidation process that did not exist in the as-grown sample. These states would
be deep enough (at least 137 A˚ into the insulating layer) to contribute only to a static
flatband voltage shift, and not the hysteresis charge.
In the argon-annealed case, the situation is much less clear. The hysteresis has
been reduced slightly but the curve never saturates in accumulation which is usually
an indication of DC current leakage. The probable cause of this change is a reduction
of the cerium oxide to a lower oxidation state with different dielectric constant and
different band offsets to silicon, completely changing its electrical behavior. The
surprising part is that no similar effects were seen in the case of the hydrogen anneal,
which is usually considered to be a reducing agent. Further, the argon annealing was
the only treatment that caused a reduction of the fixed positive charge relative to the
as-grown sample.
4.5.2 Interface Trap State Density
The interface trap state density as a function of position in the bandgap as calculated
by the Terman method is shown in Fig. 4.6. Because of the hysteresis, Dit was
calculated from data for both up and down sweeps. However, there was very little
difference in the resulting interface state distributions. Thus, to avoid clutter, only
the C-V curves that were swept from inversion to accumulation (low voltage to high
voltage) were used to generate the data in Fig. 4.6. Note that all the samples were
grown on silicon (111) substrates which have about double the dangling bond density
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of a (100) surface. Thus to compare to the values of Dit commonly quoted in the
literature for (100) silicon, the absolute values of Dit shown in the figure should be
divided by a factor of about two to compensate for the increased bond density on
(111) surfaces. The minimum value of Dit is compared with that of other alternative
gate dielectrics in Table 1.1. While the value for CeO2 is nowhere near as low as for
device quality SiO2 on silicon, it is comparable to the values of the other alternative
gate dielectrics reported in the literature.
Clearly hydrogen annealing is the most favorable process for lowering interface
trap state density. The minimum interface trap state density is lowered by a factor of
about five. The hydrogen and oxygen anneals both reduce the absolute value of the
interface trap state density over some of the bandgap. In the case of the oxygen an-
neal the shape of the distribution throughout the gap also changes. Again this lends
credence to the theory that the hysteresis charge is caused by a SiO2−x layer formed at
the interface in the as-grown sample. The large reduction in the minimum interface
state density in the hydrogen-annealed case almost assuredly is due to passivation
of silicon dangling bonds by atomic hydrogen. The reduction in the interface state
density for the oxygen-annealed case may be due to the fact SiO2/silicon interfaces
show a lower surface state density than most other insulators in general. This would
also explain the change in the shape of the distribution since the actual semiconduc-
tor/insulator interface after oxygen annealing is more like a SiO2/silicon interface.
However, SiO2/silicon interfaces generally still need to undergo further annealing in
H2 in order to produce the extremely low values of Dit seen in state of the art MOS
devices. In the argon-annealed case, the interface state density is increased across
the whole energy range, with no substantial change in the shape of the distribution.
Hence we are led to believe that the SiO2−x layer has not been passivated or oxidized
as in the other two cases, rather that more dangling bonds are somehow created as
the interface is annealed in an inert ambient.
Figure 4.7 shows the interface state density for the as-grown and hydrogen-annealed
samples measured by the conductance method. The conductance method only is ac-
curate from depletion into weak inversion. Beyond weak inversion, bulk traps begin
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to dominate the energy loss in the capacitor so that the measured conductance is no
longer only due to the interface traps. The hatched areas of the figure represent the
limits of the validity of this measurement. Near midgap, the values of the two curves
are close to their minimum values obtained from the Terman method. In general, the
as-grown curve shows a higher interface state density than for the Terman method.
Again, it is shown that there is a significant improvement in the minimum interface
trap state density after hydrogen annealing.
Figure 4.8 shows the time constants calculated from Eq. 4.8 of the various interface
states plotted in Fig. 4.7. Both datasets appear linear on a log-linear plot near midgap
indicating a simple exponential dependence of the time constants of the states within
the gap. If the time constant was to follow an exponential dependence on the position
in the bandgap with a slope of β=1/kBT, the time constant should change by about
nine orders of magnitude from midgap to the band edges! From the data in the figure,
a slope equal to approximately β/3 is obtained for the as-grown sample but only β/15
for the hydrogen-annealed sample. It is not clear why the time constants are so much
shorter for the hydrogen-annealed sample. As mentioned above, a significant amount
of fixed positive charge is added in the oxide after hydrogen annealing. Perhaps these
states can assist in emitting more quickly an electron from a filled interface trap state.
The highest time constants near midgap are on the order of several milliseconds. This
is right on the borderline of the values that might cause hysteresis. However, the idea
that the hysteresis charge comes from charges placed slightly into the insulator is still
the more probable explanation.
4.6 Conclusion
Hydrogen annealing has the most beneficial effect on the electrical characteristics of
metal-CeO2-silicon capacitors. Interface state density is reduced from about 2×1012
cm−2eV−1 to 4×1011 cm−2eV−1. The large hysteresis charge present in the as-grown
samples is almost completely removed by the hydrogen annealing. Oxygen annealing
creates a significant SiO2 layer between the silicon and the CeO2 but also helps to
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reduce interface states and the hysteresis effect. Annealing in argon has drastic effects
on the behavior of the capacitors but they are much more difficult to explain. Argon
annealing increases interface state density and has the least effect on the hysteresis
charge. The source of the hysteresis is well modeled as originating in an SiO2−x layer
that forms between the silicon and the CeO2 during CeO2 growth.
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Chapter 5 Part I Conclusion
Several aspects concerning the viability of CeO2 for use in silicon-based electronic
devices have been discussed. In particular, the nature of the interface between silicon
and CeO2 has been examined extensively both in terms of its stability under various
annealing conditions and in terms of its electrical behavior.
It has been determined that growth of sharp interfaces between CeO2 and silicon
must necessarily be performed at low temperature (less than about 400◦C). However,
in order to obtain single-crystalline growth, traditional MBE growth techniques are
not sufficient at these temperatures. A technique that produces much more energetic
and reactive species, PLD, has been studied as a means for producing single-crystalline
layers at low temperature. While a good degree of success was obtained by growing via
PLD with a high power 533 nm pulsed laser source, the surface morphology of these
layers was extremely poor. By lowering the laser wavelength, a drastic improvement in
the surface morphology was seen but only at the cost of a decline in crystal quality.
It is determined that extremely low wavelength and high power light such as that
produced by excimer lasers is necessary to improve the surface morphology while still
obtaining high crystalline quality at low growth temperatures.
The manner in which the CeO2/silicon interface evolves with increasing tempera-
ture has been examined in great detail. Knowledge of the nature of interfacial reac-
tions as a function of temperature is critical in determining whether thin films will sur-
vive device processing with their properties intact. It is found that the CeO2/silicon
interface is extremely reactive. At the temperatures used in this study, there is always
an ultrathin layer of SiO2−x that forms beneath the CeO2. As the sample is heated in
vacuum, this layer grows in thickness but never increases its oxidation state. At the
same time, the CeO2 layer on top decreases in oxidation state, first at the surface,
then progressing towards the interface. Annealing in vacuum at temperatures greater
than 800◦C causes both the SiO2−x and CeOx species to become volatile and actually
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desorb from the wafer surface. Annealing in oxygen increases the oxidation state of
both the SiO2−x and the CeOx towards SiO2 and CeO2 respectively. The SiO2 layer
steadily grows with a CeO2 layer of constant thickness and oxidation state riding up
on top of it. It is found that in order to minimize interfacial reactions, an extremely
low temperature growth technique is necessary and that processing past about 400◦C
may cause a degradation of the interface quality.
The electrical characteristics of CeO2 thin films and of the CeO2/silicon interface
were examined by studying the impedance characteristics of metal-CeO2-silicon ca-
pacitors. The capacitors show good C-V characteristics, with an as-grown dielectric
constant of about 10 and evidence of strong inversion and accumulation. However,
the as-grown capacitors show a high interface trap state density and a significant
hysteresis effect in the C-V curves. The charges responsible for the hysteresis seem
to have a discharging time constant on the order of seconds so they are attributed to
charged defects in the insulator very near to the interface. The interfacial SiO2−x layer
discussed above is thought to be responsible for the existence of these charges. Hy-
drogen annealing is found to reduce the interface trap state density from 2-4×1012
cm−2eV−1 to 4×1011 cm−2eV−1. Hydrogen annealing also completely eradicates the
charges responsible for the hysteresis. In general, it is shown that CeO2-based MOS
capacitors can be made to have suitable characteristics for use as a gate dielectric for
a silicon MOSFET.
In summary, growth of thin, stoichiometric, single-crystalline CeO2 layers on sil-
icon is found to be extremely difficult. Thus, for tunnel barrier applications such as
in a resonant tunneling diode, use of this material may not be advised. However,
thicker single-crystalline layers with good insulating properties and reasonable inter-
face quality can be manufactured. This suggests that CeO2 may prove useful as an
insulator for SOI devices or as an alternative gate dielectric for a silicon MOSFET.
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Part II
6.1 A˚ Semiconductor-Based
Avalanche Photodiodes
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Chapter 6 The Physics of Avalanche
Photodiodes
6.1 Overview
The theory of impact ionization in semiconductors is reviewed, and connected with
the phenomenon of avalanche multiplication. The origin of the excess noise that is
created during the avalanche multiplication process is described and the dependence
of this excess noise on the ratio of the impact ionization coefficients for holes and
electrons is illustrated. Differences in the impact ionization coefficients for different
semiconductor materials are discussed. Two systems which will theoretically have
enhanced hole impact ionization coefficients are identified for further study in this
work.
6.2 Introduction
As discussed in Section 1.2.2, avalanche photodiodes (APD’s) operate by using impact
ionization to create a current gain. In the gain medium, a high field is present
which can accelerate carriers to energies sufficient to excite an electron in the valence
band of the material to the conduction band. The newly created electron-hole pair
subsequently can be accelerated along with the initiating particle and all three can
initiate new impact ionization events. The physics that govern this basic process are
discussed in detail in this chapter.
The impact ionization coefficient, which is a measure of how easily a carrier can
initiate an impact ionization event, will be defined. This impact ionization coefficient
will be proportional to the electric field and inversely proportional to a “threshold
energy.” The threshold energy will be seen to be a material-dependent parameter
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that can vary greatly between the two types of carriers.
The ratio of the hole and electron impact ionization coefficients is shown to be a
critical parameter in determining the performance of a given gain medium. APD’s
designed with gain mediums that show a large difference between the two coefficients
have the best noise performance and highest bandwidth. Further, the device perfor-
mance will depend on the ability to select the right type of carrier to inject into the
gain medium. It is always desirable to have the signal be carried by the carrier with
the highest impact ionization coefficient.
The threshold energy is derived for a specific band structure that is applicable
to 6.1 A˚ semiconductors. It is shown that when the bandgap energy equals the en-
ergy separation between the valence band maximum and the spin-orbit split-off band
maximum, the threshold energy will be at a minimum. Also, at this “resonance” con-
dition, all the carriers involved in the impact ionization event have zero momentum,
greatly increasing the event’s cross section.
6.3 Threshold Energy and Impact Ionization Co-
efficient
Even though carriers that exist in the bands of a given material are in a basically
continuous distribution of momentum and thus energy states, one can define a thresh-
old energy for carriers, below which, no impact ionization events can occur. It is to
be understood that this energy is not a simple “on-off” switch for carriers initiating
an impact ionization event, but it should roughly determine the minimum energy for
carriers to start creating a significant number of impact ionization events. It is clear
that, in a semiconductor, this energy must at least be equal to the bandgap energy
since, for energy to be conserved in the process, the initiating carrier must have at
least enough energy to excite an electron from the valence band to the conduction
band. In an electric field, the distance required for a ballistic carrier to achieve this
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energy is simply
dimpact =
Eth
q| nE| , (6.1)
where nE is the magnitude of the electric field and Eth the threshold energy. In a
real material there is always some probability that the carrier will undergo inelastic
scattering before it reaches the threshold energy. The probability that it will gain this
energy will be denoted as P(Ei). Combining these two factors, the impact ionization
coefficient for electrons is defined as
α =
q| nE|
Eelecth
P (Eelecth ). (6.2)
Qualitatively, α−1 is the average distance between impact ionization events. One can
write a similar expression for β, the hole impact ionization coefficient:
β =
q| nE|
Eholeth
P (Eholeth ), (6.3)
where neither Eth nor the form of P(Eth) need be the same for electrons and holes
as will be seen in Section 6.5. There are several proposed forms for P(Eth), the most
common being the Shockley model for low fields. In this model, inelastic collisions are
assumed to occur randomly in space with a characteristic distance between collisions
called the inelastic mean free path, λ. Thus the distance between events is governed
by a Poisson distribution and the probability of a particle going a given distance, d,
before undergoing a collision is exp(-d/λ). This is called the “lucky electron model”:
P (Eth) = exp
u
− Eth
e| nE|λ
~
. (6.4)
The lucky electron model is valid for low fields. There is another commonly used
probability function called the Wolff theory which is valid for high fields and is given
by
P (Eth) = exp
u
− 3EthEp
(e| nE|λ)2
~
, (6.5)
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where Ep is the energy lost per inelastic collision. Finally, there is the Baraff theory
that is a sort of hybrid of the two. The distribution function should also theoretically
take into account the actual band structure of the material, thus more accurately
expressing the energy distribution of electrons and the probability of interaction with
various types of phonons. The three distributions mentioned here in addition to some
more intricate ones that take band structure into account are described in detail by
Capasso [1].
6.4 Noise Considerations
As one might guess, there are tradeoffs in employing the enormous gain offered by
APD’s. Current measurements have shot noise associated with them. This stems from
the fact that electrons are discrete particles and arrive at a given point in a circuit
randomly in time, with the arrival times governed by a Poisson distribution [2]. Ide-
ally, upon amplification, the current noise gets multiplied by the same multiplication
factor as the signal. However, impact ionization processes are themselves statistical
in nature, obeying some sort of distribution in space. Thus instead of having cur-
rent multiplied by a fixed value, “M,” it is multiplied by a distribution of M’s. It
is the spread of this distribution that gives rise to the so-called excess noise factor,
“F” [3, 4]. Further, it was shown by McIntyre [3] that this excess noise factor is
extremely dependent on the relative values of the ionization coefficient for each type
of carrier and on which type of carrier first initiates the chain of impact ionization
events. For electron initiation,
Fn =Mn
l
1− (1− k)
}
Mn − 1
Mn
z2M
(6.6)
and for hole initiation
Fp =Mp


1− [1− (1/k)]
^
Mp − 1
Mp
2
 , (6.7)
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where k≡ β/α and
Mn =
1
1−
AW
0 αexp [−
A x
0 (α− β)dxf] dx
(6.8)
Mp =
exp

−
AW
0 (α− β)dx
=
1−
AW
0 αexp [−
A x
0 (α− β)dxf] dx
, (6.9)
where W is the width of the multiplication region.
Figure 6.1 shows plots of Eqs. 6.6 and 6.7 as a function of multiplication. One
can see that in order to minimize the excess noise factor, k has to be very small for
electron injection and very large for hole injection. So in a system where β E α there
must be a preferential injection of holes into the multiplication region for the benefits
of the high k value to be seen. Note that for k=1, the excess noise factor is exactly
equal to the multiplication in either case.
This dependence on the ratio of the impact ionization coefficients can be intuitively
understood as follows. Figure 6.2 (a) is a digram of several stages of multiplication
initiated by one electron, for a material in which k∼1. Impact ionization events
create new carriers headed in both directions in space. These carriers initiate new
impact ionization events once they have traversed identical distances since α = β.
Note that while the carriers travel the same distance between events, they may not
necessarily take the same amount of time to reach the next event since in general the
drift velocities of holes and electrons are not the same. Thus the two types of carriers
“bounce” back and forth between impact ionization events creating an unrestrained
feedback process. Figure 6.2 (b) shows the case where α E β. While carriers are
created that travel in both directions, multiplication only progresses in one direction.
It is clear from these figures that when α = β the multiplication processes that take
place after the injection of one electron sample a much broader section of space and
time. Hence, even though the multiplication for the α = β case may be enormous,
the chances of encountering a fluctuation in the carrier density such as a thermally
generated electron-hole pair is far greater. And since these fluctuations are themselves
multiplied along with the rest of the carriers, the noise is amplified.
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Figure 6.1: Excess noise factor as a function of gain with the impact ioniza-
tion ratio k=β/α as parameter. Figure (a) is for electron injection taken
from Eq. 6.6 and Fig. (b) is for hole injection taken from Eq. 6.7. Note
that for k=1, the excess noise factor is simply equal to the multiplication.
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For all cases in between the two shown in Fig. 6.2, one can imagine that the
feedback process still exists but dies down faster in time. Thus the amount of space
and time that a “pulse” initiated by one electron samples in the multiplication region
is roughly proportional to the ratio of the impact ionization coefficients.
In addition to the degradation in noise behavior, another immediate consequence
of having α close to β is that the bandwidth of the device will be greatly reduced.
Again, the time it takes for an electron pulse to be completed is roughly proportional
to the ratio of the impact ionization coefficients. However, it is not immediately
obvious that the gain-bandwidth product will suffer. Emmons was able to derive
an expression for the frequency dependence of the multiplication of an APD with
arbitrary values of the impact ionization coefficient from direct solutions of the carrier
transport equations [5]. The results of these calculations are summarized in Fig. 6.3
for the case of electron injection. One can see immediately that for αE β, the 3 dB
bandwidth hardly changes at all with increasing multiplication (top part of the figure).
On the other hand for values of β close to α, there is a drastic change as multiplication
increases. So having very different values of impact ionization coefficients does indeed
improve the gain-bandwidth product as well.
In summary, the two most important factors in designing an APD seem to be
picking a material with divergent values of the electron and hole impact ionization
coefficients and taking advantage of this difference by preferentially injecting the
appropriate carrier type into the multiplication region of the device.
6.5 Materials Considerations
As stated above, for optimal APD performance, one should choose a material ex-
hibiting very different values of the electron and hole impact ionization coefficients.
A table of some common semiconductor materials along with their values of k=β/α,
and energy gap are given in Table 6.1. As mentioned in Section 1.2.2, use of the 6.1 A˚
semiconductors is most advantageous in the infrared spectrum, but it is interesting
to note that all of the wider gap semiconductors seem to have very poor values of k
110
tim
e
tim
e
x=0 x=W
tim
e
tim
e
x=0 x=W
α = β ≈ 4/W
α ≈ 4/W
β = 0
Figure 6.2: Diagram of avalanche multiplication for α = β and αE β.
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Figure 6.3: 3 dB bandwidth for electron injection in APD’s with various
values of k. Taken from Emmons [5].
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(close to one).
The impact ionization coefficients of various alloy combinations of all the III-V
elements also have been measured, but, except for in two cases, the alloys show very
little change in k as compared to the pure semiconductors [1]. The two exceptions
are HgxCd1−xTe and AlxGa1−xSb. In these systems, for very specific alloy concen-
trations, a large increase is seen in the hole impact ionization coefficient: k=20 for
Al0.06Ga0.94Sb [7] and k=10 for Hg0.73Cd0.27Te [1]. As it turns out, at these specific al-
loy concentrations the bandgap of the material is close to the split-off band to valence
band edge energy separation (∆so). This “resonance” enhances the impact ionization
coefficient in two ways. Firstly, one can derive expressions for the threshold energy
of a material with three parabolic bands, a conduction band and two valence bands
separated by ∆so. For an electron-initiated impact ionization event, the threshold
energy is derived in Appendix B to be
Eelecth = Eg
w
2 +
me
mhh +me
t
, (6.10)
where Eg is the bandgap of the material, mhh is the heavy hole effective mass and
me is the electron effective mass. On the other hand, for a hole-initiated impact
ionization event
Eholeth = Eg
^
1 +
mso(1−∆/Eg)
2mhh −mso +me

, (6.11)
where mso is the split-off band hole effective mass. It is evident from these equations
that the hole threshold energy goes through a minimum equal to the bandgap energy
when ∆so=Eg whereas the electron threshold energy does not. Referring back to
Eq. 6.2, one can see that lowering the threshold energy for a given carrier will clearly
increase that carrier’s impact ionization coefficient. While this minimum in the hole
threshold energy certainly contributes to the resonance in the hole impact ionization
coefficient, it is not enough to explain the large increase in k seen for the two cases
mentioned above. In fact Eelecth /E
hole
th is at most equal to three (for ∆so=Eg and
mhh →0). Further insight can be drawn concerning this resonance by examining
the expression for the momenta of the particles involved. The momentum for hole-
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initiated events is derived in Appendix B to be
kholeth =
}
(Eg −∆so)
w
2mso
h¯2
tw
2mhh +me
2mhh −mso +me
tz1/2
. (6.12)
It is obvious that for the case of ∆so=Eg, kholeth =0. In fact under these conditions the
momenta of all the particles will be zero (see Appendix B, Eqs. B.12,B.13). Thus, as
illustrated in Fig. 6.4, the transitions are completely vertical in momentum space at
k=0 . This means that no phonons or other scattering mechanisms need be involved
in the process. Also, the density of states will be highest in the split off band near
k=0. In Eqs. 6.2 and 6.3 it was assumed that when a carrier reaches the threshold
energy, it ionizes with unity probability. However, even past the threshold energy, the
impact ionization event has a finite cross section, lowering α and β. This effect can be
folded into the probability term P(Eth). Basically, the rest of the enhancement effect
comes from the fact that this cross section is greatly increased for the case where
∆so=Eg by the zero momentum condition.
6.6 Choosing Materials for Study in This Work
As mentioned above, specific alloys of HgxCd1−xTe and AlxGa1−xSb exhibit this res-
onance between the split-off band energy and the bandgap. It is also possible to
engineer the resonance by constructing superlattices. El-Rub et al. [8] have cal-
culated several superlattices based on III-V semiconductor systems that are pre-
dicted to show this resonance. These superlattices require several layers per pe-
riod to obtain the appropriate energy spacings. One of their calculated superlattices
(35A˚ InAs/20A˚ In0.4Ga0.6Sb/15A˚ AlSb) lends itself to the growth capabilities of our
lab. Thus for the experiments described in the subsequent chapters, two multiplica-
tion regions were used for constructing APD’s. In Chapter 7, AlxGa1−xSb alloys are
used as the multiplication layer in p-i-n APD’s to enhance the hole multiplication
coefficient. In Chapter 8, an attempt is made to fabricate the three-stage superlattice
described above for use as a multiplication layer.
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Figure 6.4: Schematic of an impact ionization process for a semiconductor
with three parabolic bands.
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Material k = β/α EG (eV) EG (µm)
GaP 1 2.26 0.55
GaAs 0.5 1.42 0.87
InP 2 1.35 0.92
Si 0.05 1.1 1.13
Ge 2 0.66 1.88
InAs 0.1 0.36 3.4
HgxCd1−xTe 10 ≤ 0.83 ≥ 1.5
Table 6.1: Values of k and EG for some common semiconductors. Data
taken from Stillman and Wolfe [6] and Capasso [1].
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Chapter 7 AlxGa1−xSb APD’s
7.1 Overview
In Chapter 6, the nature of the resonant enhancement of the hole impact ionization
coefficient in AlxGa1−xSb alloys was discussed. In this chapter, an attempt is made to
fabricate APD’s using this material in the multiplication region. Aspects of growth,
materials characterization and device processing are discussed in the first sections.
Then analysis of the electrical and photoresponse behavior of the finished devices is
presented.
7.2 Introduction
Gallium-rich alloys of AlxGa1−xSb have been shown to greatly favor hole-initiated
impact ionization over electron-initiated impact ionization because of a resonance
in the energy spacings of the bandgap, Eg and the split-off band energy, ∆so as
demonstrated by Hildebrand et al. [1, 2]. In his experiment, it was found that values
of k as high as 25 could be achieved by picking the alloy concentration such that
∆so=Eg. Despite these promising results, the nature of this resonant enhancement in
the hole ionization coefficient was a source of some controversy both in experiment [3]
and theory [4, 5, 6]. More recently, Grein and Ehrenreich [7] have resolved some of
the inconsistencies by describing the enhancement effect as a function of electric
field in the multiplication region. They found that for high fields, where carrier
energies are on the order of optical phonon energies, the hole ionization enhancement
is reduced whereas for lower fields the effect does occur. This seems to explain
why the experiments of Hildebrand et al. showed the enhancement whereas similar
experiments by Kuwatsuka et al. did not [3]. Further, Grein and Ehrenreich’s study
identified the optimum alloy concentration for enhanced hole impact ionization to be a
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slightly lower aluminum concentration than that used in previous experiments. Thus
an alloy concentration of Al0.05Ga0.95Sb was used in all of the experiments discussed
below.
Molecular Beam Epitaxy (MBE) grown GaSb tends to have a high p-type back-
ground doping concentration because of Ga on Sb anti-site (GaSb) defects [8]. For
the MBE growths used in this study, a hole concentration of about 5×1016 cm−3 was
found for unintentionally doped GaSb layers. At these doping levels, an n-i junction
at a reverse bias of 10 volts will only have depleted 500 nm into the intrinsic region.
In addition, it will see a maximum electric field of about 300 kV/cm which is in
the high field regime as defined by Grein and Ehrenreich, where the enhancement
effects are reduced. All previous studies of AlxGa1−xSb multiplication layers were
grown with liquid phase epitaxy (LPE) which does not suffer from this background
doping concentration. However, in order to integrate APD’s with other 6.1 A˚-based
devices or utilize superlattices to tune the absorption wavelength of the detectors,
MBE growth is necessary. It is clear that in order for MBE-grown antimonide p-i-
n APD’s to function properly and take advantage of the resonant enhancement of
the hole ionization coefficient, a means for reducing the effective background doping
concentration is needed.
Longenbach and Wang [9] showed a significant improvement in the characteristics
of AlxGa1−xSb p-i-n structures by growing on GaSb (111)B surfaces because of an
enhanced antimony sticking coefficient and thus a decrease in GaSb defects. However
GaSb (111)B substrates are much more difficult and expensive to obtain and all
other technologically interesting structures in antimonide based semiconductors are
traditionally grown on (001) substrates. A simple, straightforward counterdoping
technique is suggested to reduce the effective background doping concentration in
AlxGa1−xSb p-i-n APD’s via the introduction of a small concentration of tellurium
as an n-type counterdopant from thermal evaporation of GaTe. Tellurium doping of
GaSb has been shown to exhibit not only a shallow donor level but also a midgap
level [10]. While the nature of this midgap level is a source of some controversy [11, 12],
the combination of donor-like behavior with midgap states provide a good basis for
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compensating native p-type material.
Another stumbling block in creating a practical APD using AlxGa1−xSb alloys is
surface leakage. In fact, one of the fundamental roadblocks to creating any practical
devices in the 6.1 A˚ system has been the quality of the semiconductor surfaces [8].
As is the case in GaAs, 6.1 A˚ semiconductor devices are hindered by a high surface
state density and oxidation upon exposure to air. In the case of mesa diodes, surface
leakage current can dominate the device behavior [13, 14]. Several attempts have
been made to find passivation techniques for GaSb [15, 16, 17], InAs [14] and various
ternary [13, 18] and quaternary [19] alloys. While some of these efforts have been
moderately successful in reducing dark currents in p-n junction diodes and reducing
surface state densities, an all-inclusive passivation technique for the entire 6.1 A˚
system is still being sought.
Recently, plasma nitridation of GaAs has become of interest because of success in
both growth of nitride semiconductors on GaAs substrates [20] and surface passiva-
tion [21, 22]. It is thus possible that plasma nitridation of the 6.1 A˚ semiconductors
would yield similar beneficial results. The process of nitridation of 6.1 A˚ semiconduc-
tor surfaces is analyzed below in order to determine if it will be beneficial for mesa
APD’s. However, it is found that the reverse bias leakage current is reduced only by
a factor of two under this treatment.
In order to obtain devices with good reverse bias characteristics, it is found that
a temporary solution to the surface passivation problem is simply to reduce the total
exposed surface area. This is accomplished by etching mesas down only to the intrinsic
region in the p-i-n structure. This is just deep enough to isolate devices while leaving
behind the lowest possible surface area exposed to the air.
Using the techniques described above, viable p-i-n devices can be fabricated. In
the latter parts of this chapter, the performance of these devices is assessed using
photoresponse measurements.
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7.3 MBE Growth
The device layers for these studies were grown either on GaSb (001) or on GaAs (001)
wafers. The wafers first were degreased in acetone, isopropyl alcohol, and deionized
water. The GaSb wafers then were etched in a mixture of Br2, CH3COOH and HNO3
to smooth the surface and reduce the pit density on the wafer surfaces [8], whereas
the GaAs wafers were not etched in any way. After a final rinse in deionized water,
the wafers were indium bonded to a solid molybdenum block. Finally, these blocks
were introduced into vacuum through a load lock capable of reaching a pressure of
less than 1×10−7 torr within two hours.
All the samples were grown in a Perkin-Elmer model 430 MBE system by tradi-
tional III-V MBE techniques. Gallium and aluminum were evaporated from Knudsen
cells while antimony and arsenic were sublimated from cracking effusion cells to cre-
ate Sb2 and As2 dimers for growth. Substrates were heated in a flux of the column
V material until the native oxide desorbed. This occurred at around 550◦C for the
GaSb and around 600◦C for the GaAs. After the oxide desorption, the substrate tem-
perature was lowered to the growth temperature of approximately 500◦C. Growth
rates were calibrated by observation of RHEED intensity oscillations. The growth
rates of GaSb and AlSb were calibrated separately on thick samples of each material.
From these growth rates, antimonide materials with arbitrary aluminum to gallium
ratios could be grown. In order to check the alloy concentration, thick layers were
grown with a constant aluminum to gallium ratio. These layers were examined ex
situ by x-ray diffraction (XRD) in order to verify the alloy concentration. Figure 7.1
shows two examples of XRD data for samples with AlxGa1−xSb layers of varying
aluminum concentrations. The displacement of the main overlayer peak relative to
the substrate peak gives a direct measurement of the overlayer’s lattice constant in
the growth direction. This lattice constant can be converted to a composition if the
overlayer is assumed to be completely relaxed or completely strained. In our case, all
of the AlxGa1−xSb layers were completely strained. Further, the interference fringes
evident in both of the scans in the figure give information about the total thickness
121
of the overlayer, just as in the case of x-ray reflectivity mentioned in Chapter 2.
After growth, the samples were cooled in a flux of Sb2 until a stable (1×5) recon-
struction was visible with RHEED. Below about 350◦C, the reconstruction could be
maintained without the Sb2 flux and it persisted down to room temperature indicating
a smooth finished surface.
7.3.1 Doping
For n-type layers, tellurium doping was used, whereas for p-type layers, beryllium was
used. The tellurium was evaporated from a solid GaTe source and the beryllium from
a solid beryllium source. The dopant concentration as a function of cell temperature
was calibrated by secondary ion mass spectroscopy (SIMS) measurements as shown
in Fig. 7.2. To estimate the effect of Te counterdoping on AlxGa1−xSb layers, 1.5 µm
layers of Al0.05Ga0.95Sb were grown on semi-insulating GaAs (001) substrates with a
thin AlSb buffer in between the two. Only the Te concentration in the epitaxial layer
was varied from growth to growth. In this way four-point probe and hall measure-
ments could be carried out without correcting for a contribution of the substrate to
the conductivity.
Six samples with varying amounts of Te counterdoping were grown on semi-
insulating GaAs substrates. A simple four-point probe technique was used to monitor
the resistivity and room temperature Hall measurements were used to determine the
mobility and carrier type. The results are shown in Fig. 7.3. The secondary ab-
scissa represents an estimate of the total concentration of Te atoms/cm3 derived from
Fig. 7.2 for the various GaTe cell temperatures listed as the primary abscissa. It can
be seen that the resistivity reaches a maximum for a Te doping level roughly equal to
the background p-type carrier concentration. While the mobility goes down slightly
with increased Te doping it picks back up again due to the much higher mobility of
electrons as they become the dominant carrier type. Thus compensation is taking
place, making the residual carrier concentration lower than that in the unintention-
ally doped case. An estimate of 7×1015 cm−3 n-type was obtained for the highest
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Figure 7.2: SIMS Profiles of Te and Be doping in MBE growths. The
samples examined for this data were grown with a chopped doping profile
where the dopant cell shutter was opened for 100 nm of growth then closed
for 100 nm of growth. Each successive layer was doped with the dopant
cell at a higher temperature. Thus after some diffusion has taken place,
the dopant profile as a function of depth exhibits the oscillatory features
seen in the figure. The peak labels represent the cell temperature used
to create the doping at the depth of the peak. These concentrations were
obtained from a sample with a 2A˚/sec growth rate. Data is courtesy of C.
J. Hill.
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resistivity case. Further optimization of the counterdoping is difficult since each data
point requires a long MBE growth, but the trend is certainly encouraging.
P-i-n structures were grown on n-type GaSb (001) substrates. From the substrate
up, these structures consisted of 500 nm of roughly 1×1017 cm−3 n-type GaSb followed
by 1 µm of Al0.05Ga0.95Sb either undoped or counterdoped with Te, followed by 500
nm of 1×1017 cm−3 p-type GaSb. The cap layer was chosen to be p-type material
because it is generally much easier to make ohmic contact to p-type GaSb as compared
to n-type [8]. Since the entire back plane of the device could be used for making the n-
type contact, the rectifying nature of metal/n-GaSb contacts could be avoided simply
by having a large contact area.
7.4 Device Processing
The p-i-n structures were fashioned into mesa diodes by chemically assisted ion beam
etching (CAIBE) using a xenon plasma and Cl2 gas. The sample was covered with a
photoresist mask during the etch such that etching left behind cylindrical mesas. It
was found that the etch rate strongly depends on the doping of the layers; unintention-
ally doped layers etched the fastest followed by p-type, and n-type was the slowest.
Etch rates needed to be carefully controlled in order to determine the optimum mesa
depth to reduce surface leakage as will be seen below.
Following the etch step, the photoresist mask was removed. A second lithography
step was needed to form recessed metal contact pads. An inverse photoresist mask
was used to define holes that line up with the mesas through which metal could be
deposited. Gold-germanium (AuGe) was thermally evaporated on the sample followed
by lift-off of the mask to form the ohmic contact pads. The entire backside of the
sample, which was covered in indium, was used as a contact to the n-type material.
Figure 7.4 shows an optical microscope picture of the completed devices along with
a schematic of the cross section of the device structure.
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Figure 7.3: Resistivity and mobility of counterdoped Al0.05Ga0.95Sb layers.
The primary abscissa is the GaTe cell temperature while the secondary
abscissa is the approximate Te concentration derived from Figure 7.2.
126
125 µm mesa
75 µm contact pad
125/9 optical fiber
intrinsic
Al0.05Ga0.95Sb
p-GaSb
AuGe
n-GaSb Substrate
UID Al0.05Ga0.95Sb
p-GaSb
AuGe contact
Figure 7.4: Image of processed p-i-n mesa APD’s and schematic cross
section of mesas. The footprint of an optical fiber with inner core diameter
and outer cladding diameter is shown next to a device in order to give an
idea of the scale.
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7.5 Electrical Characterization
The effects of counterdoping were verified by performing current-voltage (I-V) and
capacitance-voltage (C-V) measurements on samples with and without the tellurium
counterdoping. The tellurium doping level that yielded the highest resistivity samples
in the experiment discussed above was used to counterdope the intrinsic region. This
sample was grown and processed identically in every other way to a control sample
that had no counterdoping. From here on, the non-counterdoped sample will be
referred to as sample A and the counterdoped sample as sample B. The data for 150
µm diameter mesas is shown in Fig. 7.5.
It can be seen immediately from the I-V plot that there is a stark difference
between the two samples. Sample A breaks down at about half the voltage of sample
B. This is consistent with a higher effective doping in the intrinsic region because
higher fields will be present at the n-i interface for sample A. This leads to a greater
tunneling current and greater impact ionization at a lower bias.
The inset of Fig. 7.5 shows a plot of 1/C2 vs. V/Vb, where Vb is the breakdown
voltage of the devices as determined from the current-voltage characteristics. Assum-
ing a simple one-sided p-n junction model for the depletion width, the slopes of the
two curves near zero bias yield an effective doping of 1.24×1016 cm−3 and 5.24×1015
cm−3 for samples A and B, respectively. Hence counterdoping was deemed to be
effective enough to be used in every subsequently fabricated APD.
In addition to the effects of counterdoping, it was found that other factors greatly
influence the electrical characteristics of the diodes. It was quickly determined that
processing plays a significant role in creating diodes with good I-V characteristics.
Reverse bias current leakage was found to be extremely large for the first devices that
were processed as described above in section 7.4. Various chemical surface treatments
were applied but very little effect was noticed. Also, chemical treatments seemed to
reduce the uniformity from device to device and the device behavior was not consistent
from run to run. Nitrogen plasma treatment was also performed. Figure 7.6 shows
the characteristics of mesa diodes with and without post-processing exposure to a
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nitrogen plasma. The top two panels show plots of reverse bias leakage current versus
device perimeter, with reverse bias voltage as a parameter, plotted on a log-log scale.
A slope of one means that the leakage current scales precisely with perimeter and a
slope of two means that the leakage scales precisely with device area. The untreated
samples show an exponent close to one whereas the nitrogen-treated samples show
an exponent of about 1.45, about half way to scaling with area. Figure 7.6(c) shows
the average current density over several devices each, for the untreated and nitrided
sample. In summary, the nitrogen treatment improved the reverse bias leakage by
about a factor of two, and caused the currents to scale somewhat more with the device
area. However, this still was not a satisfactory solution.
Figure 7.7 shows I-V curves for p-i-n mesa diodes etched to various depths. It is
clear that the reverse bias leakage current scales with the device perimeter instead of
the device area and that the leakage gets worse the deeper the mesa is etched. These
are both clear indications that the reverse bias leakage is dominated by surface effects.
Drastically worse behavior is seen once the etch reaches into the n-type substrate
indicating that n-type surfaces may be more defective than p-type. Devices that
were not etched deep enough to reach into the intrinsic layer (not shown) showed the
worst characteristics of all which is to be expected since, in this case, the devices are
shorted together by the conductive p-type GaSb layer and the entire top of the sample
behaves as one large device. Thus for optimum performance, it was determined that
the mesas should be etched down to the middle of the intrinsic region. This minimizes
the effects of surface leakage while still isolating the devices from one another.
In order to determine the breakdown mechanism, low temperature I-V was per-
formed. Figure 7.8 shows I-V curves for a p-i-n mesa diode etched to an optimum
depth, with Al0.05Ga0.95Sb as the intrinsic region. At low voltages the reverse bias
current is dominated by tunneling, thermionic emission, or surface leakage, all of
which should increase with temperature. The only leakage mechanism that becomes
stronger at lower temperatures is avalanche breakdown. This is because the mean free
path of electrons and holes increases as the temperature is lowered due to decreased
phonon scattering. From the discussion in Chapter 6 it is clear that longer mean free
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paths should enhance impact ionization. It is seen in the figure that the curve taken
at lower temperature reaches a sharper breakdown at lower voltage. Thus it is clear
that these samples are undergoing avalanche breakdown.
7.6 Photoresponse
In order to measure the photoresponse of these diodes, a fairly elaborate experimental
setup was required. Figure 7.9 shows a schematic of the experiment. By positioning
an optical fiber directly over a specific mesa, light can be injected only into the top
p-type GaSb layer. Light from laser diodes of three different wavelengths was used for
the experiment: 785 nm, 1645 nm and 1740 nm. These three wavelengths have very
different penetration depths in GaSb. Figure 7.10 shows the absorption spectrum
for GaSb at various temperatures [23, 24]. The shortest wavelength laser (785 nm)
absorbs within the first 180 nm of the GaSb. Hence, at room temperature, this
light will be absorbed completely in the p-type material. The 1645 nm light absorbs
throughout the p-type, intrinsic and into the n-type. It will be much less absorbed in
the intrinsic region because the bandgap of the intrinsic region is larger than that of
GaSb because of the aluminum content. Finally, the 1740 nm light penetrates deep
into the substrate such that the majority of the light is absorbed in the n-type region.
These three wavelengths should excite very different photocarriers in the GaSb, with
the 785 nm light injecting only electrons into the multiplication region, the 1645 nm
light injecting some holes and some electrons, and the 1740 nm light injecting mostly
holes. Although this technique does not provide a method for pure hole injection,
it should be possible to determine whether there is a pronounced difference in the
impact ionization coefficients especially if β > α [25].
The photoresponse was measured as follows. The laser diodes can be modulated
electrically simply by applying an AC voltage signal between the laser cathode and
anode, with the DC bias set such that the laser is past threshold and emitting light.
This modulation signal is also fed to the reference input of a lock-in amplifier. The
laser light is routed to the device by means of an optical fiber. All of the laser diodes
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used in this experiment came with an optical fiber pigtail installed by the manufac-
turer. Thus there is very little loss or decoherence of the optical signal between the
laser and the device under test (DUT). The end of the optical fiber is mounted on a
three-axis positioner so that it can be centered above the DUT and can be lowered
to focus all the light in a specific area. As is demonstrated in Fig. 7.4, the actual
inner diameter of the fiber is so small that absorption of stray light in other parts of
the semiconductor is very unlikely. The DUT is wired as shown in Fig. 7.10, with a
DC bias applied to the anode and the cathode wired to a transimpedance amplifier
(TIA). The TIA acts as a virtual ground so that no parasitic load will ever appear at
the terminals of the DUT. The current going into the TIA is converted to a voltage
which then is sent to the lock-in amplifier. Since the optical signal is modulated,
the component of the current from the DUT at the modulation frequency should be
related directly to photocurrent. The DC current is measured at the same time, but
DC leakage should not contribute to the current at the modulation frequency except
as added shot noise. Low temperature measurements were performed by probing the
DUT while bonded by silver paint to a cold finger. The cold finger is a miniature
Joule-Thompson refrigerator supplied by MMR Technologies.
In order to produce the gain data, the effects of a non-unity quantum efficiency
in the material need to be subtracted from the data. As the bias is increased, the
depletion width expands until punchthrough is achieved (the entire intrinsic region is
depleted). Up to this point, the photoresponse may seem artificially lower since some
of the photoelectrons must diffuse across the non-depleted part of the intrinsic region
instead of being swept across by the field. For most of these devices, punch-through
occured at about negative one or two volts. After punch-through, the quantum ef-
ficiency should be constant except for two effects. First, the depletion width begins
to extend slightly into the doped regions, decreasing the amount of distance photo-
carriers need to diffuse. The second effect is the Franz-Keldysh effect. Sub-bandgap
light actually can be absorbed in a semiconductor if there are defect or exciton levels
near the band edges. With zero applied electric field, a photon will just be re-emitted
when the electron decays out of the trap state. However, in a large electric field,
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there is a finite probability that, once an electron has been excited into the near-
band-edge trap state, it will tunnel into the conduction band and thus register as a
photogenerated carrier. This phenomenon in semiconductors was first described by
Callaway [26]. The dependence of the absorption coefficient as a function of electric
field can be approximated by [25]
α(λ, E) =
104f(2µ)4/3E1/3
nm4/3
U ∞
β
|Ai(z)|2dz, (7.1)
where β=1.1×105(Eg-h¯ω)(2µ/m)1/3E−2/3, f=1+m/mv, n is the index of refraction, µ
is the reduced mass, m is the free electron mass, mv is the valence band effective mass,
Eg is the bandgap, ω is the frequency of the light, E is the absolute value of the elec-
tric field and Ai(z) is the Airy function. Figure 7.11 shows the absorption coefficient
as a function of applied voltage for the devices used in this experiment as derived
from Eq. 7.1. One can see that in the high voltage regime, the absorption coefficient
increases roughly linearly with applied bias. Although the curves in Fig. 7.11 were
calculated for GaSb, this effect will be most prominent in the Al0.05Ga0.95Sb multipli-
cation region in the devices in question because most of the voltage drops across this
layer. Nevertheless, the general trend of a linear increase in absorption coefficient is
expected. Thus, in order to normalize the photoresponse data to a constant quantum
efficiency, a linear fit was performed on the data for voltages well below the onset
of avalanche breakdown. The data then was divided by the resulting equation of a
line over the entire voltage range, such that the gain remains at a value of one until
avalanche gain takes over. For the 785 nm laser, the photon energy is always much
greater than the bandgap so the Franz-Keldysh effect is unimportant. In order to
normalize the data from the 785 laser, the data was divided by a constant value,
taken to be the photoresponse signal just after punchthrough.
Figure 7.12 shows the photoresponse and current-voltage characteristics for de-
vices illuminated with all three laser wavelengths at room temperature, normalized
as described above. There is a clear difference between the three wavelengths. The
longer wavelength light, which injects more holes, shows a much greater gain, qual-
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itatively indicating that β > α. It should be noted that APD’s fabricated without
counterdoping showed no avalanche gain at all in similar measurements (not shown),
again verifying the importance of a low effective doping in the intrinsic region.
At room temperature, the gains are fairly low and there is a lot of noise in the long
wavelength measurements due to blackbody radiation from all the surfaces near the
sample. Thus low temperature photoresponse also was measured. Below about 100 K
neither of the long wavelength lasers have significant absorption so measurements were
performed at 150 K. Using the formula from Wu and Chen [27] for the temperature
dependence of the bandgap of GaSb, a bandgap of 0.796 eV was calculated for a
temperature of 150 K. This value was used to produce the absorption data in Fig. 7.11.
Figure 7.13 shows the photoresponse for the 785 nm and 1645 nm light at 150 K. There
is now a drastic difference between the photoresponse of the two different wavelengths.
It is even more clear here that hole injection is preferred. If it is assumed naively
that all the signal from the 785 nm laser comes from injected electrons and that all
the signal from the 1645 nm laser comes from holes, expressions can be derived for
α and β. For a p-i-n diode where a uniform electric field is assumed throughout the
intrinsic multiplication region [25]
β(E) =
1
W
Mp(E)− 1
Mp(E)−Mn(E)
ln
u
Mp(E)
Mn(E)
~
(7.2)
α(E) =
1
W
Mn(E)− 1
Mn(E)−Mp(E)
ln
u
Mn(E)
Mp(E)
~
, (7.3)
where W is the depletion width (roughly equal to the width of the metallurgical
intrinsic region) and Mn,p(E) are the electron and hole gain as a function of electric
field. The results of applying these equations to the gain data at 150 K are shown in
the inset of Fig. 7.13. The logs of the impact ionization coefficients are fairly linear
as a function of 1/E, which is close to the behavior one would expect from the simple
theoretical forms for α and β described in Chapter 6. The highest value of k=β/α
from this data is about 100 for low fields. The trends for α and β quickly converge
as the field is increased, reaching a value of about k=5 for the highest fields. This is
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Figure 7.12: Room temperature photoresponse and I-V for an Al0.05Ga0.95Sb
APD illuminated by three different laser wavelengths. The short wave-
length tends to preferentially inject electrons into the multiplication region
whereas the longer wavelengths inject both types of carriers.
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in excellent agreement with the predictions of Grein and Ehrenreich discussed above;
that the resonance effect for the hole ionization coefficient is muted for high electric
fields. It should be reiterated that the calculation is approximate since the gain curve
from the 1645 nm laser is actually contaminated by some electron injection.
7.7 Conclusion
P-i-n APD’s have been fabricated via MBE, using Al0.05Ga0.95Sb as the intrinsic
multiplication layer. It is found that counterdoping the intrinsic region with tellurium
greatly enhances the electrical characteristics of the diodes. Further, it is found that
etching mesas down only to the middle of the intrinsic region provides by far the
lowest pre-avalanche reverse bias leakage current. The best APD’s fabricated with
this mesa depth and with a counterdoped intrinsic region showed a strong preference
for hole ionization. At 150 K, the value of k was estimated to be as high as 100 for
low fields and remains as high as 5 for high fields. Thus a significant enhancement
of the hole impact ionization coefficient in Al0.05Ga0.95Sb is seen using MBE grown
material.
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Chapter 8 6.1 A˚ Superlattice APD’s
8.1 Overview
In Chapter 7, AlxGa1−xSb layers were fabricated to serve as multiplication layers for
APD’s. In this chapter, APD’s are designed that use various 6.1 A˚ superlattices to
achieve optimal electrical and photoresponse behavior.
8.2 Introduction
One of the main advantages of the 6.1 A˚ semiconductor system is the rich array of
superlattices that all can be grown on the same substrate. The use of superlattices to
enhance the properties of APD’s has been extensively studied in InGaAs/GaAs sys-
tems [1] and, more recently, in the 6.1 A˚ system [2, 3]. As mentioned in Chapter 6, El-
Rub et al. [4] have calculated several 6.1 A˚ superlattices that should show a resonance
in the split-off band energy with the bandgap energy, and hence should show a strong
preference for hole multiplication. In this chapter, the current attempts in our group
to build a practical APD that employs the 35A˚ InAs/20A˚ In0.4Ga0.6Sb/15A˚ AlSb
superlattice as a multiplication layer will be outlined. The first section of this chap-
ter will describe this superlattice and our attempts to grow it and fabricate an APD
using it.
In trying to create a practical device using this superlattice, it will be shown
that the entire structure around the superlattice multiplication layer will need to be
carefully designed in order to achieve satisfactory electrical behavior from the diode.
In the middle section of this chapter, the current-voltage (I-V) characteristics of p-i-n
diodes made with this superlattice as the intrinsic region will be shown. The reverse
bias behavior of these diodes is found to be greatly dependent on the band offset
between the substrate and the superlattice.
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In the last section of this chapter, methods for improving the diodes by insert-
ing layers of different material between the substrate and the superlattice will be
examined. It will be shown that supplementary superlattice layers which “clad” the
multiplication superlattice should provide the optimum characteristics for creating
diodes with good electrical behavior.
8.3 Description of Three-Stage Multiplication Su-
perlattice
Figure 8.1 shows a schematic diagram of the three-stage superlattice in question. The
band offsets between the different materials are shown as described by Yu et al. [5]
The effective bandgap of the superlattice is shown as a pair of dotted lines crossing
through the rest of the band diagram. The effective bandgap of the superlattice
and its band offset relative to the bulk materials were calculated with a k•p code
developed in our group [6].
Samples were grown via the MBE techniques described in Chapter 7. Several
samples were grown with between 50 and 100 periods of the superlattice sandwiched
in between thick GaSb layers of opposite doping in order to create a p-sl-n diode
where “sl” is the superlattice layer. It is important to grow layers thick enough such
that, on average, at least one impact ionization event would take place as a carrier
travels through the region, but not so thick that the layers of the superlattice crystal
would relax. The computations of El-Rub et al. assume that the superlattice layer is
completely strained to a GaSb substrate.
Figure 8.2 shows the structure of the four samples used in these experiments. The
undoped spacer regions between the p or n GaSb and the superlattice were originally
added simply to keep the dopants from diffusing into the superlattice region, but as
will be seen below, they have a profound effect on the electrical characteristics of the
diodes.
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Figure 8.1: Schematic of the three-stage multiplication superlattice. The
dashed lines represent the effective bandgap of the superlattice region.
Note that the effective superlattice valence band sits below the valence
band of bulk GaSb.
148
-3 -2 -1 0 1
-30
-20
-10
0
10
20
J
(A
m
ps
/c
m
2 )
Volts
86
4
87
2
876
87
7
UID GaSb Substrate
180 nm pGaSb
55 SL Periods
600 nm nGaSb
55 nm
undoped
spacer
sample 864
UID GaSb Substrate
575 nm pGaSb
100 SL Periods
360 nm nGaSb
sample 872
25 nm
undoped
spacers
sample 876
n GaSb Substrate
50 SL Periods
540 nm pGaSb
n GaSb Substrate
100 SL Periods
475 nm pGaSb
sample 877
Figure 8.2: Diagram of four superlattice APD samples along with their
typical I-V characteristics. The samples grown with an undoped spacer
region between the GaSb and the superlattice clearly have superior reverse
bias leakage characteristics.
149
8.4 Electrical Characteristics of Superlattice APD’s
The MBE-grown structures were fabricated into mesa diodes using the process de-
scribed in Chapter 7. It is seen in Fig. 8.2, that the four different structures had
very different electrical characteristics. The superlattice has such a narrow effective
bandgap (220meV) that one would expect breakdown to occur either via tunneling
or avalanche at a very low reverse bias. However, as observed in the figure, there is
a large discrepancy between the reverse bias characteristics of the various samples.
Upon closer inspection, there is a correlation between the existence of the thin, un-
doped spacer regions and better reverse bias characteristics. In order to assess the
importance of these regions, simulations were performed using the commercial device
modeling software ATLAS. Four structures similar to the ones grown and described
in Fig. 8.2 were simulated. The superlattice region was simulated by a bulk ma-
terial with a 220 meV bandgap and a valence band offset of -150 meV relative to
GaSb. In the simulation, the only reverse bias leakage mechanisms that were allowed
to contribute to the current were tunneling and thermionic emission. Figure 8.3(a)
shows the reverse bias leakage current of the four devices. The current is almost
exclusively due to tunneling. The simulation accurately predicts that the sample
with two undoped spacer regions will have the lowest leakage current. Figure 8.3(b)
illustrates the origin of this phenomenon. When a small spacer region is placed be-
tween the bulk GaSb and the narrow gap superlattice multiplication region, a small
barrier is created that inhibits tunneling of electrons from the valence band of the
p-type material into the conduction band of the superlattice material. The barrier
between the superlattice and the n-type GaSb also helps somewhat by reducing the
local field in the superlattice near the interface. As can be seen from the figure, this
reduces the leakage current somewhat but not as much as the spacer region between
the superlattice and the p-type.
In order to see if the spacer region is satisfactory in inhibiting reverse bias leak-
age, the breakdown mechanism was probed by temperature-dependent I-V. Figure 8.4
shows the I-V curves of the best diode (sample 876) at various temperatures. It is
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Figure 8.3: Computer simulations of p-sl-n diodes with or without undoped
spacer layers. Figure (a) shows the reverse bias current due to tunneling
for the different structures. The samples with an undoped spacer layer
clearly show the lowest current. Figure (b) shows the band diagram for
devices with and without an undoped GaSb spacer region between the
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the GaSb valence band into the superlattice conduction band.
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clear that, unlike the diodes in Chapter 7, the breakdown mechanism is tunneling,
not avalanching. This is evident because the leakage current increases with increas-
ing temperature. The leakage is also most likely due to tunneling instead of other
thermal processes because the current is not increasing too rapidly with increasing
temperature. If an Arrhenius temperature dependence is assumed, an activation en-
ergy of only 14 meV is obtained from the data in Fig. 8.4. The barriers to thermal
activation of carriers in the band structure of this device are all substantially greater
than 14 meV so tunneling is the most likely leakage mechanism. This again confirms
the idea proposed above; that the leakage is dominated by tunneling from electrons
from the p-type valence band into the intrinsic superlattice layer.
8.5 New Superlattice Device Designs
It is clear from the arguments of the preceeding sections that in order to get these
superlattice APD’s to function properly electrically, a different scheme will need to
be created to minimize the interband tunneling. One could theoretically extend the
undoped spacer regions until they were wide enough to inhibit tunneling to the point
where avalanche breakdown could be observed. However, extending the undoped re-
gions essentially means extending the high-field multiplication region into bulk GaSb
material. If too large a percentage of the multiplication region is in the GaSb, the
advantageous multiplication properties of the superlattice material will be minimized.
A better solution would be to engineer the p and n materials to have optimum
band offsets with respect to the multiplication superlattice. In order to do this, a wide
array of binary superlattices made from 6.1 A˚ materials were examined: AlSb/GaSb,
AlSb/InAs and GaSb/InAs superlattices with varying thicknesses of each component.
The bandgaps of these superlattices and their band offsets relative to a universal zero
energy (taken to be the valence band of InAs) were calculated using the same k•p
code mentioned in Section 8.3. Figure 8.5 shows a schematic representation of where
the effective conduction and valence bands of the binary superlattices line up relative
to the bandgap of the multiplication superlattice. To make an optimal p-type junction
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Figure 8.4: Temperature-dependent reverse bias I-V curves of a p-sl-n APD.
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ing that the leakage mechanism is not avalanche breakdown.
153
with the multiplication superlattice, it is desirable to have a positive valence band
offset (valence band lower than that of the superlattice) which is not the case for
bulk GaSb as illustrated in Fig. 8.1. However, the band offset should not be too
large, otherwise photogenerated holes that drift across the multiplication region will
encounter a barrier that they must tunnel through or thermally activate over in order
to make it into the p-type region. Also, since the multiplication regions used in this
study favor hole multiplication, one should seek to reduce electron injection into the
multiplication region. Thus it would be beneficial to have a barrier for electrons
between the bulk p-type material and the multiplication region. To make an optimal
n-type junction with the multiplication region, there again should be no barrier to
hole conduction and ideally, the material should be constructed such that there is a
built-in field moving holes from the n-type region where they are photogenerated into
the multiplication region.
As it turns out, a binary superlattice consisting of five monolayers each of AlSb
and GaSb satisfies all these criteria as both an n-type and p-type contact. The band
alignments of this particular superlattice are indicated at the top of Fig. 8.5 and a
complete diagram of the theoretical APD structure using this binary superlattice is
shown in Fig. 8.6. As can be seen from the figure, this superlattice has a very slight,
but positive, valence band offset with respect to the multiplication superlattice. This
should have a similar effect to the undoped spacer regions discussed above. There
is a very large barrier to electrons created in the p-type material if this structure is
to be grown on a p-type substrate. Finally, in order to align the Fermi level from
the intrinsic multiplication region with the n-type binary superlattice contact, the
bands must bend upwards as shown in Fig. 8.6, sweeping photogenerated holes into
the multiplication region.
8.6 Conclusion
An attempt was made to fabricate APD’s using an optimized 3-stage superlattice
as the multiplication region. However, due to the intrinsic band alignments of this
154
AlSb/InAs SL’s
GaSb/InAs SL’s
5ml AlSb/ 5ml GaSb
CB
VB
AlSb/GaSb SL’s
wider GaSb regions
wider InAs regions
wider InAs regions
3 stage multiplication SL
3 stage multiplication SL
3 stage multiplication SL
CB
CB
VB
VB
Bu
lk
 A
lS
b
Bu
lk
 G
aS
b
Bu
lk
 A
lS
b
Bu
lk
 I
nA
s
Bu
lk
 G
aS
b
Bu
lk
 I
nA
s
Figure 8.5: Schematic diagram of 6.1 A˚ binary superlattice band struc-
tures with the energy scale drawn relative to the bands of the three stage
multiplication superlattice. The right and left endpoints of the binary su-
perlattice bands represent bulk material. As one moves to the center of
the diagram, a higher percentage of the other material is represented in
the binary superlattice.
155
Zero bias
Reverse bias
Full bandgap
for tunnel barrier
Barrier for
multiplied
electrons
Built in field for
accelerating
photogenerated
holes
Barrier for
photogenerated
electrons
EF
pGaSb
substrate
AlSb/GaSb
superlattice
Multiplication
superlattice
AlSb/GaSb
superlattice
Figure 8.6: Band diagram of a theoretical APD using superlattices for both
the multiplication region and the n and p-type contacts.
156
superlattice with respect to bulk GaSb, tunneling leakage overwhelmed the electrical
behavior of the device such that no avalanche gain could be observed. An alternative
device design is suggested. By using a new binary superlattice layer on each side of the
multiplication superlattice, tunneling leakage should be reduced while the injection of
photogenerated holes is enhanced. At the same time the injection of photogenerated
electrons into the multiplication region is reduced providing optimum conditions for
APD performance.
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Chapter 9 Part II Conclusion
Several different approaches to using the 6.1 A˚ semiconductor system to create prac-
tical infrared APD’s have been pursued. Two devices, utilizing 6.1 A˚ semiconductor
heterostructure systems to create an enhancement in hole multiplication, have been
fabricated. The two multiplication layer materials are Al0.05Ga0.95Sb and a three-
stage superlattice consisting of 35A˚ InAs/20A˚ In0.4Ga0.6Sb/15A˚ AlSb periods which
should both greatly favor impact ionization of holes over electrons.
APD’s with excellent properties, utilizing an Al0.05Ga0.95Sb multiplication layer,
have been fabricated by employing several new techniques to improve the electrical
behavior of the diodes. It is found that counterdoping the unintentionally doped
Al0.05Ga0.95Sb multiplication layers is necessary in order to maximize the depletion
width and minimize the electric field present in the multiplication region. This is
critical because extremely high electric fields negate the enhancement of the hole
impact ionization coefficient in these materials. A second technique was needed to
minimize surface leakage which can be the dominant reverse bias leakage mechanism
for p-i-n APD’s in this system. It is found that by etching down to the intrinsic region
only, and minimizing the exposure of n-type surfaces to the air, satisfactory reverse
bias characteristics can be obtained, exhibiting strong avalanche breakdown past -20
volts. Diodes fabricated in this way show a strong preference for hole multiplication as
determined by photoresponse measurements. When light was shined on the device in a
manner that should maximize hole injection into the multiplication region, avalanche
gains of as high as 300 at -20 volts were observed at 150 K. The k value of these
devices seems to be about five for the highest electric fields measured and increases
substantially as the field is lowered.
Superlattice multiplication layers were grown and used to fabricate p-sl-n APD’s.
However it was found that the intrinsic band offsets of this superlattice with respect
to GaSb are extremely poor for preventing reverse bias tunneling leakage. The nature
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of the leakage is discovered by device simulations and proven by low temperature IV
measurements. In order to combat the problem of interband tunneling in the p-i-n
diodes, new binary superlattices have been proposed which should not only reduce
the tunneling current but should also help to selectively encourage photogenerated
holes to enter the multiplication region as opposed to electrons.
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Appendix A Derivation of Interface
State Density Formulae
A.1 Charge-Potential Relationship at Insulator- Semi-
conductor Interface
At an insulator-semiconductor interface with dielectric constants, Sox and Ss, and with
a sheet charge δQsheet present at the interface, one of Maxwell’s equations,
∇ •D = ρ (A.1)
leads to the boundary condition
SoxE⊥ox − SsE⊥s = −Qsheet, (A.2)
where the ⊥ superscript implies the component of the electric field perpendicular
to the interface. If Ψs is the potential at the semiconductor surface then boundary
condition A.2 becomes
Cox(Vg −Ψs)− SsE⊥s = −Qsheet, (A.3)
where Cox=Sox/tox and Vg is the applied gate bias (see Figure A.1). Now we apply
Gauss’ law to an area just below the interface, from the semiconductor surface to
beyond the depletion layer. The electric field entering the Gaussian box at the top is
just E⊥s . Since the other side of the box is outside of the depletion region, the field
leaving the box on the bottom is just zero. Because of symmetry in the direction
parallel to the interface, there are no field lines leaving the sides of the box. Thus,
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Gauss’ law gives
E⊥s =
Qs(Φs)
Ss
, (A.4)
where the Φs is included in order to emphasize the point that the semiconductor space
charge is a function of the band bending. Now plugging A.4 back into A.3 we have
Cox(Vg −Ψs) = −Qsheet −Qs(Ψs). (A.5)
A.2 Simple Equivalent Circuit for MOS Capacitor
with Interface Trap Levels
We wish to extract from the circuit in Fig. 4.3(a) the values of Gt and Ct. The
impedance bridge measures the total equivalent parallel conductance and capacitance
across terminals 1 and 2 in Figure 4.3(b), giving two values, Gm and Cm. Hence the
total admittance of the measured circuit is
Ym = Gm + iωCm. (A.6)
If we convert this admittance to an impedance,
Zm =
1
Gm + iωCm
(A.7)
it is then simple to subtract off the complex impedance of the capacitance Cox:
Zs =
1
Gm + iωCm
− 1
iωCox
=
Gm + iω(Cm − Cox)
ω2CoxGm − iωCoxGm
. (A.8)
This is the impedance of everything below the oxide capacitance in Figure 4.3. In
order to extract the values of Gt and Ct, we must subtract the admittance of the
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depletion capacitance Cd. To make this easy, we convert Zs back into an admittance:
Ys =
1
Zs
=
ω2C2oxGm − iωCox [G2m + ω2Cm(Cm − Cox)]
G2m + ω2(Cm − Cox)2
. (A.9)
Now the conductance due to interface traps is simply the real part of Ys and the
capacitance due to interface traps is the imaginary part of Ys divided by ω:
Gt =
ω2C2oxGm
G2m + ω2(Cm − Cox)2
(A.10)
Ct =
−Cox [G2m + ω2Cm(Cm − Cox)]
G2m + ω2(Cm − Cox)2
. (A.11)
A.3 Adjusting Measured Quantities for Bulk Se-
ries Resistance
Following nearly the same procedure as in the previous section, we wish to subtract
the effects of an extra series resistance from the equivalent circuit in Figure 4.3(b).
The impedance of the measured parallel capacitance and conductance minus the series
resistance Rs is
Z =
1
Gm + iωCm
− Rs =
1−GmRs − iωCmRs
Gm + iωCm
. (A.12)
Now converting this impedance back into an admittance,
Y =
Gm + iωCm
1−GmRs − iωCmRs
=
Gm − Rs(G2m + ω2C2m) + iωCm
(1−GmRs)2 + ω2C2mR2s
, (A.13)
we can obtain the true parallel MOS capacitance and conductance
Gc =
Gm − Rs(G2m + ω2C2m)
(1−GmRs)2 + ω2C2mR2s
(A.14)
Cc =
Cm
(1−GmRs)2 + ω2C2mR2s
. (A.15)
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To solve for Rs itself, one must convert the equivalent circuit in accumulation into
the measured parallel conductance and capacitance. This amounts to converting the
series combination of Cox and Rs into Gm and Cm in accumulation. Equation A.7
gives the measured impedance. If we separate it into imaginary and real parts,
Re(Zm) =
Gm − iωCm
G2m + ω2C2m
(A.16)
Im(Zm) =
−ωCm
G2m + ω2C2m
(A.17)
The real part of course is directly equal to Rs. The imaginary part is equal to -
1/(ωCox) giving
Rs =
Gm
G2m + ω2C2m
(A.18)
Cox = Cm
}
1 +
w
Gm
ωCm
tz
. (A.19)
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Appendix B Derivation of Energy and
Momentum Relations for Impact
Ionization Events
The impact ionization process involves three carriers. One initiating carrier, and an
electron-hole pair created by the ionization event. It is obvious that total energy and
momentum must be conserved in this process. If the items with subscript i’s are the
initiating carriers and the subscript 1, 2 and 3 are the final carriers then
Ei = E1(k1) + E2(k2) + E3(k3) (B.1)
ki = k1 + k2 + k3. (B.2)
Note that Ei is a scalar and only depends on the magnitude of the kn which we
have denoted simply as kn. We will now proceed in one dimension but the follow-
ing arguments are easily extended to three dimensions. Also, in most of the III-V
semiconductors, the bands are very symmetric near k=0 so that a one-dimensional
analysis is generally sufficient for the cases discussed in this thesis.
In general, for an impact ionization event to be possible, Eqs. B.1 and B.2 are
all that is required. However, we seek to find the most likely events. To do this we
will seek to minimize the energy of the initiating particle for a given ki. The energy
and momenta that satisfy this condition along with the conservation of energy and
momentum will be the threshold values. Since Ei is a function of k1,2,3 and picking
ki places a constraint on the values of the k1,2,3, the problem of minimizing Ei will be
precisely that of finding Lagrange multipliers. The generic formulation for Lagrange
multipliers is
∇f = λ∇g, (B.3)
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where f is the function to be minimized and g is the constraint equation of form g=k
where k is a constant. In our example, Eq. B.1 is the function to be minimized and
Eq. B.2, limited to one dimension, is the constraint equation. Taking the gradient of
Eq. B.1 we have
∇Ei =
dE1
dk1
kˆ1 +
dE2
dk2
kˆ2 +
dE3
dk3
kˆ3. (B.4)
Taking the gradient of the constraint equation we have
∇g = kˆ1 + kˆ2 + kˆ3. (B.5)
Plugging Eqs. B.4 and B.5 into B.3 we have
dE1
dk1
= λ (B.6)
dE2
dk2
= λ (B.7)
dE3
dk3
= λ (B.8)
More generally, this can be expressed as
v1 = v2 = v3, (B.9)
where the vn are the group velocities of the final particles defined by vn=(dEn/dkn)/h¯.
Equation B.9 turns out to hold in three dimensions as well.
Now we address the case of three parabolic bands (see Figure 6.4). Each band
has a parabolic dispersion relation: E=h¯2k2/2m. Take one conduction band having
effective mass me and two valence bands having effective masses mhh and mso. The
bandgap between the heavy hole band and the conduction band is Eg and the energy
separation between the heavy hole band and the split-off band is∆so. We will consider
two cases: an impact ionization event initiated by an electron in the conduction band
and an event initiated by a hole in the split-off band. For an event initiated by a hole
in the split-off band, the three final carriers will be two holes at the top of the heavy
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hole band and one electron in the conduction band. If we assert the conservation of
momentum and Eq. B.9, we can derive
ki,so = kfinal,e + 2kfinal,hh, (B.10)
h¯kfinal,e
me
=
h¯kfinal,hh
mhh
. (B.11)
Combining these two equations we have
kfinal,hh = ki,so
w
mhh
2mhh +me
t
, (B.12)
kfinal,e = ki,so
w
me
2mhh +me
t
. (B.13)
Now we deal with the energies. The total initial energy of the particle is
Ei,so = ∆so +
h¯2k2i,so
2mso
(B.14)
and the total final energy of the three particles is
Ef = Eg +
h¯2k2final,e
2me
+ 2
h¯2k2final,hh
2mhh
. (B.15)
Now by conservation of energy, we can set Eqs. B.14 and B.15 equal,
∆so − Eg =
h¯2k2final,e
2me
+ 2
h¯2k2final,hh
2mhh
−
h¯2k2i,so
2mso
. (B.16)
Then we use Eqs. B.12 and B.13 to relate the final momenta to the initial momentum.
After some simplification we have
ki,so = k
hole
th =
}
(Eg −∆so)
w
2mso
h¯2
tw
2mhh +me
2mhh −mso +me
tz1/2
. (B.17)
Then we can solve for Ef=Ei=Eth by simply plugging Eq. B.17 into the dispersion
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relation E=h¯2k2/2m and adding the offset ∆so
Eholeth = Eg
^
1 +
mso(1−∆/Eg)
2mhh −mso +me

. (B.18)
Now for an electron initiated event, the initiating carrier is an electron in the
conduction band. The final carriers are two electrons in the bottom of the conduction
band and one hole at the top of the heavy-hole band. From conservation of momentum
and Eq. B.9 we have
kfinal,hh = ki,e
w
mhh
2me +mhh
t
, (B.19)
kfinal,e = ki,e
w
me
2me +mhh
t
. (B.20)
As before, we now use conservation of energy to obtain
Eg +
h¯2k2i,e
2me
= 2Eg + 2
h¯2k2f,e
2me
+
h¯2k2f,hh
2mhh
. (B.21)
Now plugging B.19 and B.20 into B.21, after some simplification,
ki,e =

 2Egme
h¯2

1 + me
me+mhh
=


1/2
. (B.22)
And finally, using the dispersion relation E=h¯2k2/2m,
Eholeth = Eg
}
2 +
me
me +mhh
z
. (B.23)
